Memory-Centric Computing

Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

9 July 2023

IMACAW Keynote Talk @ DAC





Carnegie Mellon

Computing is Bottlenecked by Data

Data is Key for AI, ML, Genomics, ...

Important workloads are all data intensive


 They require rapid and efficient processing of large amounts of data

- Data is increasing
 - We can generate more than we can process
 - We need to perform more sophisticated analyses on more data

Huge Demand for Performance & Efficiency

Seantle

Exponential Growth of Neural Networks



1800x more compute
In just 2 years

Tomorrow, multi-trillion parameter models







Data is Key for Future Workloads



In-memory Databases

[Mao+, EuroSys'12; Clapp+ (Intel), IISWC'15]




In-Memory Data Analytics

[Clapp+ (Intel), IISWC'15; Awan+, BDCloud'15]



Graph/Tree Processing

[Xu+, IISWC'12; Umuroglu+, FPL'15]



Datacenter Workloads

[Kanev+ (Google), ISCA'15]



Data Overwhelms Modern Machines



In-memory Databases




Graph/Tree Processing

Data → performance & energy bottleneck



In-Memory Data Analytics

[Clapp+ (Intel), IISWC'15; Awan+, BDCloud'15]



Datacenter Workloads

[Kanev+ (Google), ISCA' 15]

Data is Key for Future Workloads



Chrome

Google's web browser



TensorFlow Mobile

Google's machine learning framework



Google's video codec



Google's video codec

Data Overwhelms Modern Machines





TensorFlow Mobile

Data → performance & energy bottleneck


VP9
VouTube
Video Playback

Google's video codec




Google's video codec

Data is Key for Future Workloads







Sequencing

Genome Analysis

Data → performance & energy bottleneck

read4: CGCTTCCAT

read5: CCATGACGC read6: TTCCATGAC



Scientific Discovery

Variant Calling

3

We Need Faster & Scalable Genome Analysis




Understanding **genetic variations**, **species**, **evolution**, ...



Rapid surveillance of **disease outbreaks**



Predicting the presence and relative abundance of **microbes** in a sample



Developing personalized medicine

New Genome Sequencing Technologies

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali ™, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017

Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions," Briefings in Bioinformatics, 2018.

[Open arxiv.org version]

New Genome Sequencing Technologies

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali ™, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017


Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

Data → performance & energy bottleneck

Problems with (Genome) Analysis Today



Special-Purpose Machine for **Data Generation**

General-Purpose Machine for **Data Analysis**

FAST

SLOW

Slow and inefficient processing capability Large amounts of data movement

Accelerating Genome Analysis [DAC 2023]

Onur Mutlu and Can Firtina,
 "Accelerating Genome Analysis via Algorithm-Architecture Co-Design"

Invited Special Session Paper in Proceedings of the 60th Design Automation Conference (DAC), San Francisco, CA, USA, July 2023.

[arXiv version]

Accelerating Genome Analysis via Algorithm-Architecture Co-Design

Onur Mutlu Can Firtina

Accelerating Genome Analysis [IEEE MICRO 2020]

 Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,

"Accelerating Genome Analysis: A Primer on an Ongoing Journey"

IEEE Micro (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.

[Slides (pptx)(pdf)]

[Talk Video (1 hour 2 minutes)]

Accelerating Genome Analysis: A Primer on an Ongoing Journey

Mohammed Alser

ETH Zürich

Zülal Bingöl

Bilkent University

Damla Senol Cali

Carnegie Mellon University

Jeremie Kim

ETH Zurich and Carnegie Mellon University

Saugata Ghose

University of Illinois at Urbana–Champaign and Carnegie Mellon University

Can Alkan

Bilkent University

Onur Mutlu

ETH Zurich, Carnegie Mellon University, and Bilkent University



Beginner Reading on Genome Analysis

Mohammed Alser, Joel Lindegger, Can Firtina, Nour Almadhoun, Haiyu Mao, Gagandeep Singh, Juan Gomez-Luna, Onur Mutlu

"From Molecules to Genomic Variations to Scientific Discovery:

Intelligent Algorithms and Architectures for Intelligent Genome Analysis"

Computational and Structural Biotechnology Journal, 2022

Source code





journal homepage: www.elsevier.com/locate/csbj

Review

From molecules to genomic variations: Accelerating genome analysis via intelligent algorithms and architectures



Mohammed Alser*, Joel Lindegger, Can Firtina, Nour Almadhoun, Haiyu Mao, Gagandeep Singh, Juan Gomez-Luna, Onur Mutlu*

ETH Zurich, Gloriastrasse 35, 8092 Zürich, Switzerland

FPGA-based Near-Memory Analytics

Gagandeep Singh, Mohammed Alser, Damla Senol Cali, Dionysios
Diamantopoulos, Juan Gómez-Luna, Henk Corporaal, and Onur Mutlu,

"FPGA-based Near-Memory Acceleration of Modern Data-Intensive

Applications"


IEEE MICRO), 2021.

FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications

Gagandeep Singh[⋄] Mohammed Alser[⋄] Damla Senol Cali[⋈]
Dionysios Diamantopoulos[▽] Juan Gómez-Luna[⋄]
Henk Corporaal[⋆] Onur Mutlu^{⋄⋈}

[⋄]ETH Zürich [⋈] Carnegie Mellon University *Eindhoven University of Technology [▽]IBM Research Europe

Near-Memory Acceleration using FPGAs




Near-HBM FPGA-based accelerator


Two communication technologies: CAPI2 and OCAPI

Two memory technologies: DDR4 and HBM

Two workloads: Weather Modeling and Genome Analysis

Performance & Energy Greatly Improve





5-27× performance vs. a 16-core (64-thread) IBM POWER9 CPU

12-133× energy efficiency vs. a 16-core (64-thread) IBM POWER9 CPU

HBM alleviates memory bandwidth contention vs. DDR4

GenASM Framework [MICRO 2020]

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis"
Proceedings of the <u>53rd International Symposium on Microarchitecture</u> (MICRO), Virtual, October 2020.

[<u>Lighting Talk Video</u> (1.5 minutes)]
[<u>Lightning Talk Slides (pptx) (pdf)</u>]
[<u>Talk Video</u> (18 minutes)]
[<u>Slides (pptx) (pdf)</u>]

GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali^{†™} Gurpreet S. Kalsi[™] Zülal Bingöl[▽] Can Firtina[⋄] Lavanya Subramanian[‡] Jeremie S. Kim^{⋄†} Rachata Ausavarungnirun[⊙] Mohammed Alser[⋄] Juan Gomez-Luna[⋄] Amirali Boroumand[†] Anant Nori[™] Allison Scibisz[†] Sreenivas Subramoney[™] Can Alkan[▽] Saugata Ghose^{*†} Onur Mutlu^{⋄†▽}

† Carnegie Mellon University [™] Processor Architecture Research Lab, Intel Labs [▽] Bilkent University [⋄] ETH Zürich

‡ Facebook [⊙] King Mongkut's University of Technology North Bangkok ^{*} University of Illinois at Urbana–Champaign

SAFARI

Scrooge: Overcoming GenASM Limitations

 Joël Lindegger, Damla Senol Cali, Mohammed Alser, Juan Gómez-Luna, Nika Mansouri Ghiasi, and Onur Mutlu,

<u>"Scrooge: A Fast and Memory-Frugal Genomic Sequence Aligner for CPUs, GPUs, and ASICs"</u>

Bioinformatics, [published online on] 24 March 2023.

Online link at Bioinformatics Journal

[arXiv preprint]

[Scrooge Source Code]

Scrooge: A Fast and Memory-Frugal Genomic Sequence Aligner for CPUs, GPUs, and ASICs

Joël Lindegger[§] Juan Gómez-Luna[§] Damla Senol Cali[†] Nika Mansouri Ghiasi[§] Mohammed Alser§ Onur Mutlu§

§ETH Zürich

†Bionano Genomics

In-Storage Genome Filtering [ASPLOS 2022]

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu,
 "GenStore: A High-Performance and Energy-Efficient In-Storage Computing

"GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis"

Proceedings of the <u>27th International Conference on Architectural Support for</u>

<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Virtual, February-March 2022.

[Talk Slides (pptx) (pdf)]

[<u>Lightning Talk Slides (pptx) (pdf)</u>]

[Lightning Talk Video (90 seconds)]

[Talk Video (17 minutes)]

GenStore: A High-Performance In-Storage Processing System for Genome Sequence Analysis

Nika Mansouri Ghiasi¹ Jisung Park¹ Harun Mustafa¹ Jeremie Kim¹ Ataberk Olgun¹ Arvid Gollwitzer¹ Damla Senol Cali² Can Firtina¹ Haiyu Mao¹ Nour Almadhoun Alserr¹ Rachata Ausavarungnirun³ Nandita Vijaykumar⁴ Mohammed Alser¹ Onur Mutlu¹

¹ETH Zürich ²Bionano Genomics ³KMUTNB ⁴University of Toronto

Accelerating Sequence-to-Graph Mapping

Damla Senol Cali, Konstantinos Kanellopoulos, Joel Lindegger, Zulal Bingol, Gurpreet S. Kalsi, Ziyi Zuo, Can Firtina, Meryem Banu Cavlak, Jeremie Kim, Nika MansouriGhiasi, Gagandeep Singh, Juan Gomez-Luna, Nour Almadhoun Alserr, Mohammed Alser, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping"

Proceedings of the <u>49th International Symposium on Computer Architecture</u> (**ISCA**), New York, June 2022.

arXiv version

SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping

Damla Senol Cali¹ Konstantinos Kanellopoulos² Joël Lindegger² Zülal Bingöl³ Gurpreet S. Kalsi⁴ Ziyi Zuo⁵ Can Firtina² Meryem Banu Cavlak² Jeremie Kim² Nika Mansouri Ghiasi² Gagandeep Singh² Juan Gómez-Luna² Nour Almadhoun Alserr² Mohammed Alser² Sreenivas Subramoney⁴ Can Alkan³ Saugata Ghose⁶ Onur Mutlu²

¹Bionano Genomics ²ETH Zürich ³Bilkent University ⁴Intel Labs ⁵Carnegie Mellon University ⁶University of Illinois Urbana-Champaign

Accelerating Basecalling + Read Mapping

 Haiyu Mao, Mohammed Alser, Mohammad Sadrosadati, Can Firtina, Akanksha Baranwal, Damla Senol Cali, Aditya Manglik, Nour Almadhoun Alserr, and Onur Mutlu,
 "GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping"

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[<u>Lecture Video</u> (25 minutes)]

[arXiv version]

GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping

Haiyu Mao¹ Mohammed Alser¹ Mohammad Sadrosadati¹ Can Firtina¹ Akanksha Baranwal¹
Damla Senol Cali² Aditya Manglik¹ Nour Almadhoun Alserr¹ Onur Mutlu¹

IETH Zürich* ** **Pionano Genomics***

Designing & Accelerating Basecallers


A Framework for Designing Efficient Deep Learning-Based Genomic Basecallers

Gagandeep Singh a Mohammed Alser *a Alireza Khodamoradi *b Kristof Denolf b Can Firtina a Meryem Banu Cavlak a Henk Corporaal c Onur Mutlu a a ETH Zürich b AMD c Eindhoven University of Technology

Nanopore sequencing is a widely-used high-throughput genome sequencing technology that can sequence long fragments of a genome. Nanopore sequencing generates noisy electrical signals that need to be converted into a standard string of DNA nucleotide bases (i.e., A, C, G, T) using a computational step called *basecalling*. The accuracy and speed of basecalling have critical implications for every subsequent step in genome analysis. Currently, basecallers are developed mainly based on deep learning techniques to provide high sequencing accuracy without considering the compute demands of such tools. We observe that state-of-the-art basecallers (i.e., Guppy, Bonito, Fast-Bonito) are slow, inefficient, and memory-hungry

Future of Genome Sequencing & Analysis

Mohammed Alser, Zülal Bingöl, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, Onur Mutlu "Accelerating Genome Analysis: A Primer on an Ongoing Journey" IEEE Micro, August 2020.



More on Fast & Efficient Genome Analysis ...

Onur Mutlu,

"Accelerating Genome Analysis: A Primer on an Ongoing Journey"

Invited Lecture at <u>Technion</u>, Virtual, 26 January 2021.

[Slides (pptx) (pdf)]


[Talk Video (1 hour 37 minutes, including Q&A)]

[Related Invited Paper (at IEEE Micro, 2020)]





More on Fast & Efficient Genome Analysis ...



Detailed Lectures on Genome Analysis

- Computer Architecture, Fall 2020, Lecture 3a
 - Introduction to Genome Sequence Analysis (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=CrRb32v7SJc&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=5
- Computer Architecture, Fall 2020, Lecture 8
 - Intelligent Genome Analysis (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=ygmQpdDTL7o&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=14
- Computer Architecture, Fall 2020, Lecture 9a
 - GenASM: Approx. String Matching Accelerator (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=XoLpzmN Pas&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=15
- Accelerating Genomics Project Course, Fall 2020, Lecture 1
 - Accelerating Genomics (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=rgjl8ZyLsAg&list=PL5Q2soXY2Zi9E2bBVAgCqL gwiDRQDTyId

Genomics Course (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=bioinformatics

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=bioinformatics

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=nA41964-9r8&list=PL5Q2soXY2Zi8tFlQvdxOdizD_EhVAMVQV

Youtube Livestream (Spring 2022):


https://www.youtube.com/watch?v=DEL_5A_Y3TI&list= PL5Q2soXY2Zi8NrPDqOR1yRU_Cxxjw-u18

Project course

- Taken by Bachelor's/Master's students
- Genomics lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning
				Materials
W1	11.3 Fri.	You Tube Live	M1: P&S Accelerating Genomics Course Introduction & Project Proposals (PDF) (PPT)	Required Materials Recommended Materials
W2	18.3 Fri.	You Tube Live	M2: Introduction to Sequencing (PDF) (PPT)	
W3	25.3 Fri.	You Tube Premiere	M3: Read Mapping (PDF) (PPT)	
W4	01.04 Fri.	You Tube Premiere	M4: GateKeeper (PDF) (PPT)	
W5	08.04 Fri.	You Tube Premiere	M5: MAGNET & Shouji (PDF) (PPT)	
W6	15.4 Fri.	You Tube Premiere	M6: SneakySnake	
W7	29.4 Fri.	You Tube Premiere	M7: GenStore (PDF) (PPT)	
W8	06.05 Fri.	You Tube Premiere	M8: GRIM-Filter (PDF) (PPT)	
W9	13.05 Fri.	You Tube Premiere	M9: Genome Assembly (PDF) (PPT)	
W10	20.05 Fri.	You Tube Live	M10: Genomic Data Sharing Under Differential Privacy (PDF) (PPT)	
W11	10.06 Fri.	You Tube Premiere	M11: Accelerating Genome Sequence Analysis com (PDF) (PPT)	

BIO-Arch Workshop at RECOMB 2023

April 14, 2023

BIO-Arch: Workshop on Hardware Acceleration of Bioinformatics Workloads


About

BIO-Arch is a new forum for presenting and discussing new ideas in accelerating bioinformatics workloads with the co-design of hardware & software and the use of new computer architectures. Our goal is to discuss new system designs tailored for bioinformatics. BIO-Arch aims to bring together researchers in the bioinformatics, computational biology, and computer architecture communities to strengthen the progress in accelerating bioinformatics analysis (e.g., genome analysis) with efficient system designs that include hardware acceleration and software systems tailored fo new hardware technologies.

Venue

BIO-Arch will be held in The Social Facilities of İstanbul Technical University on **April 14**. Detailed information about how to arrive at the venue location with various transportation options can be found on the RECOMB website.

Our panel discussion will be held in conjunction with the main RECOMB conference. The panel discussion will be held in Marriott Şişli on **April 17 at 17:00**. You can find



https://www.youtube.com/watch?v=2rCsb4-nLmg

Data Overwhelms Modern Machines ...

Storage/memory capability


Communication capability

Computation capability

Greatly impacts robustness, energy, performance, cost


A Computing System

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

Computing System




34

Perils of Processor-Centric Design



Most of the system is dedicated to storing and moving data

Deeper and Larger Memory Hierarchies



Core Count:

8 cores/16 threads

L1 Caches:

32 KB per core

L2 Caches:


512 KB per core

L3 Cache:

32 MB shared

AMD Ryzen 5000, 2020


AMD's 3D Last Level Cache (2021)




AMD increases the L3 size of their 8-core Zen 3 processors from 32 MB to 96 MB

Additional 64 MB L3 cache die stacked on top of the processor die

- Connected using Through Silicon Vias (TSVs)
- Total of 96 MB L3 cache



Deeper and Larger Memory Hierarchies



IBM POWER10, 2020

Cores:

15-16 cores, 8 threads/core


L2 Caches:

2 MB per core

L3 Cache:

120 MB shared

Deeper and Larger Memory Hierarchies



Apple M1 Ultra System (2022)

Data Overwhelms Modern Machines





TensorFlow Mobile

Data → performance & energy bottleneck

VP9
VouTube
Video Playback

Google's video codec



Google's video codec

Data Movement Overwhelms Modern Machines

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹ Rachata Ausavarungnirun¹ Aki Kuusela³ Allan Knies³

Saugata Ghose¹ Youngsok Kim²

Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3}

Parthasarathy Ranganathan³ Onur Mutlu^{5,1}



Data Movement Overwhelms Accelerators

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine **Learning Inference Bottlenecks**"

Proceedings of the 30th International Conference on Parallel Architectures and Compilation *Techniques (PACT)*, Virtual, September 2021.

[Slides (pptx) (pdf)]

[Talk Video (14 minutes)]

> 90% of the total system energy is spent on memory in large ML models

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand[†]◊ Saugata Ghose[‡] Berkin Akin§ Ravi Narayanaswami§ Onur Mutlu*† Geraldo F. Oliveira* Xiaoyu Ma[§] Eric Shiu§

[†]Carnegie Mellon Univ. [†]Stanford Univ. [‡]Univ. of Illinois Urbana-Champaign §Google *ETH Zürich

An Intelligent Architecture Handles Data Well

How to Handle Data Well

- Ensure data does not overwhelm the components
 - via intelligent algorithms, architectures & system designs: algorithm-architecture-devices

- Take advantage of vast amounts of data and metadata
 - to improve architectural & system-level decisions

- Understand and exploit properties of (different) data
 - to improve algorithms & architectures in various metrics

Corollaries: Computing Systems Today ...

Are processor-centric vs. data-centric

Make designer-dictated decisions vs. data-driven

Make component-based myopic decisions vs. data-aware


Fundamentally Better Architectures

Data-centric

Data-driven

Data-aware

We Need to Revisit the Entire Stack



We can get there step by step

A Blueprint for Fundamentally Better Architectures

Onur Mutlu,

"Intelligent Architectures for Intelligent Computing Systems"

Invited Paper in Proceedings of the <u>Design, Automation, and Test in</u> <u>Europe Conference</u> (**DATE**), Virtual, February 2021.

[Slides (pptx) (pdf)]

[IEDM Tutorial Slides (pptx) (pdf)]

[Short DATE Talk Video (11 minutes)]

[Longer IEDM Tutorial Video (1 hr 51 minutes)]

Intelligent Architectures for Intelligent Computing Systems

Onur Mutlu ETH Zurich omutlu@gmail.com

Data-Centric (Memory-Centric) Architectures

Data-Centric Architectures: Properties


- Process data where it resides (where it makes sense)
 - Processing in and near memory & sensor structures

Low-latency & low-energy data access

- Low-cost data storage & processing
 - High capacity memory at low cost: hybrid memory, compression
- Intelligent data management
 - Intelligent controllers handling robustness, security, cost, perf.

Processing Data Where It Makes Sense

Process Data Where It Makes Sense



Apple M1 Ultra System (2022)

Processing in/near Memory: An Old Idea

Kautz, "Cellular Logic-in-Memory Arrays", IEEE TC 1969.

IEEE TRANSACTIONS ON COMPUTERS, VOL. C-18, NO. 8, AUGUST 1969

Cellular Logic-in-Memory Arrays

WILLIAM H. KAUTZ, MEMBER, IEEE

Abstract—As a direct consequence of large-scale integration, many advantages in the design, fabrication, testing, and use of digital circuitry can be achieved if the circuits can be arranged in a two-dimensional iterative, or cellular, array of identical elementary networks, or cells. When a small amount of storage is included in each cell, the same array may be regarded either as a logically enhanced memory array, or as a logic array whose elementary gates and connections can be "programmed" to realize a desired logical behavior.

In this paper the specific engineering features of such cellular logic-in-memory (CLIM) arrays are discussed, and one such special-purpose array, a cellular sorting array, is described in detail to illustrate how these features may be achieved in a particular design. It is shown how the cellular sorting array can be employed as a single-address, multiword memory that keeps in order all words stored within it. It can also be used as a content-addressed memory, a pushdown memory, a buffer memory, and (with a lower logical efficiency) a programmable array for the realization of arbitrary switching functions. A second version of a sorting array, operating on a different sorting principle, is also described.

Index Terms—Cellular logic, large-scale integration, logic arrays logic in memory, push-down memory, sorting, switching functions.




Fig. 1. Cellular sorting array I.

 $\hat{z} = M(x, \overline{y}, z) = x\overline{y} + z(x + \overline{y})$

Processing in/near Memory: An Old Idea

Stone, "A Logic-in-Memory Computer," IEEE TC 1970.

A Logic-in-Memory Computer

HAROLD S. STONE

Abstract—If, as presently projected, the cost of microelectronic arrays in the future will tend to reflect the number of pins on the array rather than the number of gates, the logic-in-memory array is an extremely attractive computer component. Such an array is essentially a microelectronic memory with some combinational logic associated with each storage element.

Why In-Memory Computation Today?

Huge problems with Memory Technology


- Memory technology scaling is not going well (e.g., RowHammer)
- Many scaling issues demand intelligence in memory

Huge demand from Applications & Systems

- Data access bottleneck
- Energy & power bottlenecks
- Data movement energy dominates computation energy
- Need all at the same time: performance, energy, sustainability
- We can improve all metrics by minimizing data movement

Designs are squeezed in the middle

Processing-in-Memory Landscape Today









[Samsung 2021]



[UPMEM 2019]

Memory Scaling Issues Are Real

Onur Mutlu,
 "Memory Scaling: A Systems Architecture Perspective"
 Proceedings of the 5th International Memory
 Workshop (IMW), Monterey, CA, May 2013. Slides
 (pptx) (pdf)
 EETimes Reprint

Memory Scaling: A Systems Architecture Perspective

Onur Mutlu
Carnegie Mellon University
onur@cmu.edu
http://users.ece.cmu.edu/~omutlu/


A Curious Phenomenon [Kim et al., ISCA 2014]

One can predictably induce errors in most DRAM memory chips

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.



Modern Memory is Prone to Disturbance Errors




Repeatedly reading a row enough times (before memory gets refreshed) induces disturbance errors in adjacent rows in most real DRAM chips you can buy today


Most DRAM Modules Are Vulnerable


A company

B company

C company







Up to **1.0×10**⁷

errors

Up to **2.7×10**⁶

errors

Up to 3.3×10^5 errors

The RowHammer Vulnerability

A simple hardware failure mechanism can create a widespread system security vulnerability



Forget Software—Now Hackers Are Exploiting Physics

BUSINESS CULTURE DESIGN GEAR SCIENCE

SHARE





ANDY GREENBERG SECURITY 08.31.16 7:00 AM

FORGET SOFTWARE—NOW HACKERS ARE EXPLOITING PHYSICS

RowHammer [ISCA 2014]

Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu,

<u>"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors"</u>

Proceedings of the <u>41st International Symposium on Computer Architecture</u> (**ISCA**), Minneapolis, MN, June 2014.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Source Code and Data] [Lecture Video (1 hr 49 mins), 25 September 2020]

One of the 7 papers of 2012-2017 selected as Top Picks in Hardware and Embedded Security for IEEE TCAD (<u>link</u>).

Selected to the ISCA-50 25-Year Retrospective Issue covering 1996-2020 in 2023 (Retrospective (pdf) Full Issue).

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim¹ Ross Daly* Jeremie Kim¹ Chris Fallin* Ji Hye Lee¹ Donghyuk Lee¹ Chris Wilkerson² Konrad Lai Onur Mutlu¹

¹Carnegie Mellon University ²Intel Labs

SAFARI

Memory Scaling Issues Are Real

Onur Mutlu and Jeremie Kim,

"RowHammer: A Retrospective"

<u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> (**TCAD**) Special Issue on Top Picks in Hardware and Embedded Security, 2019.

[Preliminary arXiv version]

[Slides from COSADE 2019 (pptx)]

[Slides from VLSI-SOC 2020 (pptx) (pdf)]

[Talk Video (1 hr 15 minutes, with Q&A)]

RowHammer: A Retrospective

Onur Mutlu^{§‡} Jeremie S. Kim^{‡§} §ETH Zürich [‡]Carnegie Mellon University

64

Memory Scaling Issues Are Real

Onur Mutlu, Ataberk Olgun, and A. Giray Yaglikci,
 "Fundamentally Understanding and Solving RowHammer"
 Invited Special Session Paper at the <u>28th Asia and South Pacific Design Automation Conference (ASP-DAC)</u>, Tokyo, Japan, January 2023.
 [arXiv version]
 [Slides (pptx) (pdf)]
 [Talk Video (26 minutes)]

Fundamentally Understanding and Solving RowHammer

Onur Mutlu onur.mutlu@safari.ethz.ch ETH Zürich Zürich, Switzerland

Ataberk Olgun ataberk.olgun@safari.ethz.ch ETH Zürich Zürich, Switzerland A. Giray Yağlıkcı giray.yaglikci@safari.ethz.ch ETH Zürich Zürich, Switzerland

Latest RowHammer Lecture



The Story of RowHammer Tutorial ...

Onur Mutlu,

"Security Aspects of DRAM: The Story of RowHammer"

Invited Tutorial at <u>14th IEEE Electron Devices Society International Memory</u>

Workshop (IMW), Dresden, Germany, May 2022.

[Slides (pptx)(pdf)]

[<u>Tutorial Video</u> (57 minutes)]



10 Years of RowHammer in 20 Minutes

Onur Mutlu,


"The Story of RowHammer"

Onur Mutlu Lectures

24.5K subscribers

Invited Talk at the Workshop on Robust and Safe Software 2.0 (RSS2), held with the 27th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Virtual, 28 February 2022.

[Slides (pptx) (pdf)]



Main Memory Needs Intelligent Controllers

Industry's Intelligent DRAM Controllers (I)

ISSCC 2023 / SESSION 28 / HIGH-DENSITY MEMORIES /

28.8 A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement

Woongrae Kim, Chulmoon Jung, Seongnyuh Yoo, Duckhwa Hong, Jeongjin Hwang, Jungmin Yoon, Ohyong Jung, Joonwoo Choi, Sanga Hyun, Mankeun Kang, Sangho Lee, Dohong Kim, Sanghyun Ku, Donhyun Choi, Nogeun Joo, Sangwoo Yoon, Junseok Noh, Byeongyong Go, Cheolhoe Kim, Sunil Hwang, Mihyun Hwang, Seol-Min Yi, Hyungmin Kim, Sanghyuk Heo, Yeonsu Jang, Kyoungchul Jang, Shinho Chu, Yoonna Oh, Kwidong Kim, Junghyun Kim, Soohwan Kim, Jeongtae Hwang, Sangil Park, Junphyo Lee, Inchul Jeong, Joohwan Cho, Jonghwan Kim

SK hynix Semiconductor, Icheon, Korea




Industry's Intelligent DRAM Controllers (II)

SK hynix Semiconductor, Icheon, Korea

DRAM products have been recently adopted in a wide range of high-performance computing applications: such as in cloud computing, in big data systems, and IoT devices. This demand creates larger memory capacity requirements, thereby requiring aggressive DRAM technology node scaling to reduce the cost per bit [1,2]. However, DRAM manufacturers are facing technology scaling challenges due to row hammer and refresh retention time beyond 1a-nm [2]. Row hammer is a failure mechanism, where repeatedly activating a DRAM row disturbs data in adjacent rows. Scaling down severely threatens reliability since a reduction of DRAM cell size leads to a reduction in the intrinsic row hammer tolerance [2,3]. To improve row hammer tolerance, there is a need to probabilistically activate adjacent rows with carefully sampled active addresses and to improve intrinsic row hammer tolerance [2]. In this paper, row-hammer-protection and refresh-management schemes are presented to guarantee DRAM security and reliability despite the aggressive scaling from 1a-nm to sub 10-nm nodes. The probabilisticaggressor-tracking scheme with a refresh-management function (RFM) and per-row hammer tracking (PRHT) improve DRAM resilience. A multi-step precharge reinforces intrinsic row-hammer tolerance and a core-bias modulation improves retention time: even in the face of cell-transistor degradation due to technology scaling. This comprehensive scheme leads to a reduced probability of failure, due to row hammer attacks, by 93.1% and an improvement in retention time by 17%.

Industry's Intelligent DRAM Controllers (III)



ISSCC 2023 / SESSION 28 / HIGH-DENSITY MEMORIES

28.8 A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement

Woongrae Kim, Chulmoon Jung, Seongnyuh Yoo, Duckhwa Hong, Jeongjin Hwang, Jungmin Yoon, Ohyong Jung, Joonwoo Choi, Sanga Hyun, Mankeun Kang, Sangho Lee, Dohong Kim, Sanghyun Ku, Donhyun Choi, Nogeun Joo, Sangwoo Yoon, Junseok Noh, Byeongyong Go, Cheolhoe Kim, Sunil Hwang, Mihyun Hwang, Seol-Min Yi, Hyungmin Kim, Sanghyuk Heo, Yeonsu Jang, Kyoungchul Jang, Shinho Chu, Yoonna Oh, Kwidong Kim, Junghyun Kim, Soohwan Kim, Jeongtae Hwang, Sangil Park, Junphyo Lee, Inchul Jeong, Joohwan Cho, Jonghwan Kim

SK hynix Semiconductor, Icheon, Korea

Industry's Intelligent DRAM Controllers (IV)

DSAC: Low-Cost Rowhammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm

Seungki Hong Dongha Kim Jaehyung Lee Reum Oh Changsik Yoo Sangjoon Hwang Jooyoung Lee

DRAM Design Team, Memory Division, Samsung Electronics

https://arxiv.org/pdf/2302.03591v1.pdf

Are We Now BitFlip Free?

Appears at ISCA 2023

RowPress: Amplifying Read-Disturbance in Modern DRAM Chips

Haocong Luo Ataberk Olgun A. Giray Yağlıkçı Yahya Can Tuğrul Steve Rhyner Meryem Banu Cavlak Joël Lindegger Mohammad Sadrosadati Onur Mutlu ETH Zürich

74

RowPress [ISCA 2023]







Haocong Luo, Ataberk Olgun, Giray Yaglikci, Yahya Can Tugrul, Steve Rhyner,
 M. Banu Cavlak, Joel Lindegger, Mohammad Sadrosadati, and Onur Mutlu,
 "RowPress: Amplifying Read Disturbance in Modern DRAM Chips"

Proceedings of the <u>50th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), Orlando, FL, USA, June 2023.

[Slides (pptx) (pdf)]

[Lightning Talk Slides (pptx) (pdf)]

[<u>Lightning Talk Video</u> (3 minutes)]

[RowPress Source Code and Datasets (Officially Artifact Evaluated with All Badges)]

Officially artifact evaluated as available, reusable and reproducible. Best artifact award at ISCA 2023.

RowPress: Amplifying Read-Disturbance in Modern DRAM Chips

Haocong Luo Ataberk Olgun A. Giray Yağlıkçı Yahya Can Tuğrul Steve Rhyner Meryem Banu Cavlak Joël Lindegger Mohammad Sadrosadati Onur Mutlu

ETH Zürich

Emerging Memories Also Need Intelligent Controllers

Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger,

"Architecting Phase Change Memory as a Scalable DRAM Alternative"

Proceedings of the 36th International Symposium on Computer

Architecture (ISCA), pages 2-13, Austin, TX, June 2009. Slides (pdf)

One of the 13 computer architecture papers of 2009 selected as Top

Picks by IEEE Micro. Selected as a CACM Research Highlight.

2022 Persistent Impact Prize.

Architecting Phase Change Memory as a Scalable DRAM Alternative

Benjamin C. Lee† Engin Ipek† Onur Mutlu‡ Doug Burger†

†Computer Architecture Group Microsoft Research Redmond, WA {blee, ipek, dburger}@microsoft.com ‡Computer Architecture Laboratory Carnegie Mellon University Pittsburgh, PA onur@cmu.edu

Intelligent Memory Controllers Can Avoid Many Failures & Enable Better Scaling

Three Key Systems & Application Trends

1. **Data access** is the major bottleneck

Applications are increasingly data hungry

2. **Energy** consumption is a key limiter

3. Data movement energy dominates compute

Especially true for off-chip to on-chip movement


Do We Want This?





79

Or This?



SAFARI

80

High Performance, Energy Efficient, Sustainable (All at the Same Time)

The Problem

Data access is the major performance and energy bottleneck


Our current design principles cause great energy waste

(and great performance loss)

Processing of data is performed far away from the data

Today's Computing Systems

- Processor centric
- All data processed in the processor → at great system cost



It's the Memory, Stupid!

"It's the Memory, Stupid!" (Richard Sites, MPR, 1996)


RICHARD SITES

It's the Memory, Stupid!

When we started the Alpha architecture design in 1988, we estimated a 25-year lifetime and a relatively modest 32% per year compounded performance improvement of implementations over that lifetime (1,000× total). We guestimated about 10× would come from CPU clock improvement, 10× from multiple instruction issue, and 10× from multiple processors.

I expect that over the coming decade memory subsystem design will be the *only* important design issue for microprocessors.

The Performance Perspective



The Performance Perspective

Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt,
 "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors"

Proceedings of the <u>9th International Symposium on High-Performance Computer</u>

<u>Architecture</u> (**HPCA**), pages 129-140, Anaheim, CA, February 2003. <u>Slides (pdf)</u>

<u>One of the 15 computer arch. papers of 2003 selected as Top Picks by IEEE Micro.</u>

<u>HPCA Test of Time Award (awarded in 2021).</u>

Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors

Onur Mutlu § Jared Stark † Chris Wilkerson ‡ Yale N. Patt §


§ECE Department
The University of Texas at Austin
{onur,patt}@ece.utexas.edu

†Microprocessor Research Intel Labs jared.w.stark@intel.com


‡Desktop Platforms Group Intel Corporation chris.wilkerson@intel.com

The Performance Perspective (Today)

All of Google's Data Center Workloads (2015):




Data Movement vs. Computation Energy




A memory access consumes ~100-1000X the energy of a complex addition

Data Movement vs. Computation Energy



Data Movement vs. Computation Energy



A memory access consumes 6400X the energy of a simple integer addition

Energy Waste in Mobile Devices

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹ Rachata Ausavarungnirun¹ Aki Kuusela³ Allan Knies³

Saugata Ghose¹ Youngsok Kim²

Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3}

Parthasarathy Ranganathan³ Onur Mutlu^{5,1}



Energy Waste in Accelerators

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira,
 Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"

Proceedings of the <u>30th International Conference on Parallel Architectures and Compilation</u> <u>Techniques</u> (**PACT**), Virtual, September 2021.

[Slides (pptx) (pdf)]

[Talk Video (14 minutes)]

> 90% of the total system energy is spent on memory in large ML models

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand[†]♦ Saugata Ghose[‡] Berkin Akin[§] Ravi Narayanaswami[§] Geraldo F. Oliveira^{*} Xiaoyu Ma[§] Eric Shiu[§] Onur Mutlu^{*†}

†Carnegie Mellon Univ.


Stanford Univ.

Univ. of Illinois Urbana-Champaign

Google *ETH Zürich*


SAFARI

We Do Not Want to Move Data!



A memory access consumes ~100-1000X the energy of a complex addition

We Do Not Want to Move Data!



A memory access consumes ~100-1000X the energy of a complex addition


We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

Goal: Processing Inside Memory/Storage



- Many questions ... How do we design the:
 - compute-capable memory & controllers?
 - processors & communication units?
 - software & hardware interfaces?
 - system software, compilers, languages?
 - algorithms & theoretical foundations?

Problem

Algorithm

Program/Language

System Software

SW/HW Interface

Micro-architecture

Logic

Electrons

PIM Review and Open Problems

A Modern Primer on Processing in Memory

Onur Mutlu^{a,b}, Saugata Ghose^{b,c}, Juan Gómez-Luna^a, Rachata Ausavarungnirun^d

SAFARI Research Group

^aETH Zürich

^bCarnegie Mellon University

^cUniversity of Illinois at Urbana-Champaign

^dKing Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun,

"A Modern Primer on Processing in Memory"

Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u>

Looking Beyond Moore and Von Neumann, Springer, to be published in 2021.

PIM Course (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022 /doku.php?id=processing in memory

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2 022/doku.php?id=processing in memory

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=QLL0wQ9I4Dw& list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=9e4Chnwdovo&li st=PL5Q2soXY2Zi-841fUYYUK9EsXKhQKRPyX

Project course

- Taken by Bachelor's/Master's students
- Processing-in-Memory lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	10.03 Thu.	You Live	M1: P&S PIM Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	15.03 Tue.		Hands-on Project Proposals		
	17.03 Thu.	You Premiere	M2: Real-world PIM: UPMEM PIM		
W3	24.03 Thu.	You the Live	M3: Real-world PIM: Microbenchmarking of UPMEM PIM (20) (PDF) (20) (PPT)		
W4	31.03 Thu.	You libe Live	M4: Real-world PIM: Samsung HBM-PIM (PDF) (PPT)		
W5	07.04 Thu.	You the Live	M5: How to Evaluate Data Movement Bottlenecks (PDF) (PPT)		
W6	14.04 Thu.	You Live	M6: Real-world PIM: SK Hynix AiM		
W7	21.04 Thu.	You Premiere	M7: Programming PIM Architectures (m) (PDF) (m) (PPT)		
W8	28.04 Thu.	You table Premiere	M8: Benchmarking and Workload Suitability on PIM (PDF) (PPT)		
W9	05.05 Thu.	You Premiere	M9: Real-world PIM: Samsung AxDIMM (PDF) (PPT)		
W10	12.05 Thu.	You Premiere	M10: Real-world PIM: Alibaba HB- PNM (PDF) (PPT)		
W11	19.05 Thu.	You Live	M11: SpMV on a Real PIM Architecture (CDF) (APDF) (APDF)		
W12	26.05 Thu.	You be Live	M12: End-to-End Framework for Processing-using-Memory (m) (PDF) (m) (PPT)		
W13	02.06 Thu.	You Live	M13: Bit-Serial SIMD Processing using DRAM (PDF) (PDF) (PPT)		
W14	09.06 Thu.	You tobe Live	M14: Analyzing and Mitigating ML Inference Bottlenecks (m) (PDF) (m) (PPT)		
W15	15.06 Thu.	You Live	M15: In-Memory HTAP Databases with HW/SW Co-design (PDF) (PPT)		
W16	23.06 Thu.	You Live	M16: In-Storage Processing for Genome Analysis (PDF) im(PPT)		
W17	18.07 Mon.	You Premiere	M17: How to Enable the Adoption of PIM?		
W18	09.08 Tue.	You Premiere	SS1: ISVLSI 2022 Special Session on PIM (PDF & PPT)		

SSD Course (Spring 2023)

Spring 2023 Edition:

 https://safari.ethz.ch/projects and seminars/spring2023/ doku.php?id=modern_ssds

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=modern ssds

Youtube Livestream (Spring 2023):


https://www.youtube.com/watch?v=4VTwOMmsnJY&list =PL5Q2soXY2Zi 8qOM5Icpp8hB2SHtm4z57&pp=iAQB

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=hqLrd-Uj0aU&list=PL5Q2soXY2Zi9BJhenUq4JI5bwhAMpAp13&p p=iAOB

Project course

- Taken by Bachelor's/Master's students
- SSD Basics and Advanced Topics
- Hands-on research exploration
- Many research readings



Fall 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	06.10		M1: P&S Course Presentation	Required Recommended	
W2	12.10	YouTute Live	M2: Basics of NAND Flash- Based SSDs	Required Recommended	
W3	19.10	YouTube Live	M3: NAND Flash Read/Write Operations ma PDF ma PPT	Required Recommended	
W4	26.10	You Tube Live	M4: Processing inside NAND Flash ma PDF ma PPT	Required Recommended	
W5	02.11	You Title Live	M5: Advanced NAND Flash Commands & Mapping	Required Recommended	
W6	09.11	You Tibe Live	M6: Processing inside Storage	Required Recommended	
W7	23.11	You Tibe Live	M7: Address Mapping & Garbage Collection	Required Recommended	
W8	30.11	You Time Live	M8: Introduction to MQSim	Required Recommended	
W9	14.12	You Time Live	M9: Fine-Grained Mapping and Multi-Plane Operation-Aware Block Management	Required Recommended	
W10	04.01.2023	You Time Premiere	M10a: NAND Flash Basics	Required Recommended	
			M10b: Reducing Solid-State Drive Read Latency by Optimizing Read-Retry miPDF miPPT miPaper	Required Recommended	
			M10c: Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash- Based Storage Systems mPDF mPPT mPaper	Required Recommended	
			M10d: DeepSketch: A New Machine Learning-Based Reference Search Technique for Post-Deduplication Delta Compression maPDF maPPT maPaper	Required Recommended	
W11	11.01	You Tive	M11: FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives mPDF mPPT	Required	
W12	25.01	You Time Premiere	M12: Flash Memory and Solid- State Drives	Recommended	

https://www.youtube.com/onurmutlulectures

Genomics Course (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=bioinformatics

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=bioinformatics

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=nA41964-9r8&list=PL5Q2soXY2Zi8tFlQvdxOdizD_EhVAMVQV

Youtube Livestream (Spring 2022):


https://www.youtube.com/watch?v=DEL_5A_Y3TI&list= PL5Q2soXY2Zi8NrPDqOR1yRU_Cxxjw-u18

Project course

- Taken by Bachelor's/Master's students
- Genomics lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures






Spring 2022 Meetings/Schedule

		10 410 10 - 101004 10 11000		
Week	Date	Livestream	Meeting	Learning Materials
W1	11.3 Fri.	You Tube Live	M1: P&S Accelerating Genomics Course Introduction & Project Proposals (PDF) (PPT)	Required Materials Recommended Materials
W2	18.3 Fri.	You Tube Live	M2: Introduction to Sequencing (PDF) (PPT)	
W3	25.3 Fri.	You Tube Premiere	M3: Read Mapping (PDF) (PPT)	
W4	01.04 Fri.	You Tube Premiere	M4: GateKeeper (PDF) (PPT)	
W5	08.04 Fri.	You Tube Premiere	M5: MAGNET & Shouji (PDF) (PPT)	
W6	15.4 Fri.	You Tube Premiere	M6: SneakySnake	
W7	29.4 Fri.	You Tube Premiere	M7: GenStore (PDF) (PPT)	
W8	06.05 Fri.	You Tube Premiere	M8: GRIM-Filter (PDF) (PPT)	
W9	13.05 Fri.	You Tube Premiere	M9: Genome Assembly (PDF) (PPT)	
W10	20.05 Fri.	You Tube Live	M10: Genomic Data Sharing Under Differential Privacy (PDF) (PPT)	
W11	10.06 Fri.	You Tube Premiere	M11: Accelerating Genome Sequence Analysis (PDF) (PPT)	

Real PIM Tutorials [ISCA'23, ASPLOS'23, HPCA'23]

June, March, Feb: Lectures + Hands-on labs + Invited talks



https://events.safari.ethz.ch/isca-pim-tutorial/

Real PIM Tutorial [ISCA 2023]

June 18: Lectures + Hands-on labs + Invited talks



Tutorial Materials

Time	Speaker	Title	Materials
8:55am- 9:00am	Dr. Juan Gómez Luna	Welcome & Agenda	▶(PDF) P(PPT)
9:00am- 10:20am	Prof. Onur Mutlu	Memory-Centric Computing	▶(PDF) P (PPT)
10:20am- 11:00am	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures / Programming General-purpose PIM	▶(PDF) P(PPT)
11:20am- 11:50am	Prof. Izzat El Hajj	High-throughput Sequence Alignment using Real Processing-in-Memory Systems	▶(PDF) P(PPT)
11:50am- 12:30pm	Dr. Christina Giannoula	SparseP: Towards Efficient Sparse Matrix Vector Multiplication for Real Processing-In-Memory Systems	▶(PDF) P(PPT)
2:00pm- 2:45pm	Dr. Sukhan Lee	Introducing Real-world HBM-PIM Powered System for Memory-bound Applications	(PDF) (PPT)
2:45pm- 3:30pm	Dr. Juan Gómez Luna / Ataberk Olgun	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components / PUM Prototypes: PiDRAM	↓(PDF) P(PPT) ↓(PDF) P(PPT)
4:00pm- 4:40pm	Dr. Juan Gómez Luna	Accelerating Modern Workloads on a General-purpose PIM System	▶(PDF) P(PPT)
4:40pm- 5:20pm	Dr. Juan Gómez Luna	Adoption Issues: How to Enable PIM?	▶(PDF) P(PPT)
5:20pm- 5:30pm	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real Processing-in- Memory Architecture	从(Handout) 从(PDF) P (PPT)


https://www.youtube.com/ live/GIb5EgSrWk0

https://events.safari.ethz.ch/ isca-pim-tutorial/

Real PIM Tutorial [ASPLOS 2023]

March 26: Lectures + Hands-on labs + Invited talks





Time	Speaker	TITLE	waterials
9:00am- 10:20am	Prof. Onur Mutlu	Memory-Centric Computing	P (PDF)
10:40am- 12:00pm	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	♪(PDF) P(PPT)
1:40pm- 2:20pm	Prof. Alexandra (Sasha) Fedorova (UBC)	Processing in Memory in the Wild	P (PDF)
2:20pm- 3:20pm	Dr. Juan Gómez Luna & Ataberk Olgun	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P(PDF) P(PPT) P(PPT)
3:40pm- 4:10pm	Dr. Juan Gómez Luna	Adoption issues: How to enable PIM? Accelerating Modern Workloads on a General-purpose PIM System	P(PDF) (PDF) (PDF) (PPT)
4:10pm- 4:50pm	Dr. Yongkee Kwon & Eddy (Chanwook) Park (SK Hynix)	System Architecture and Software Stack for GDDR6-AiM	P (PDF)
4:50pm-	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real	(Handout)

Processing-in-Memory Architecture

5:00pm

https://www.youtube.com/watch?v=oYCaLcT0Kmo

Onur Mutlu Lectures

://events.safari.ethz.ch/aspla

32.1K subscribers

Motoriala

(PDF)

P (PPT)

↑ Subscribed ∨


OS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads

views Streamed 7 days ago Livestream - Data-Centric Architectures: Fundamentally Improving Performance and Energy (Spring 2023)


https://events.safari.ethz.ch/ asplos-pim-tutorial/

Real PIM Tutorial [HPCA 2023]

February 26: Lectures + Hands-on labs + Invited Talks



Time	Speaker	Title	Materials
8:00am- 8:40am	Prof. Onur Mutlu	Memory-Centric Computing	
8:40am- 10:00am	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	
10:20am- 11:00am	Dr. Dimin Niu	A 3D Logic-to-DRAM Hybrid Bonding Process-Near-Memory Chip for Recommendation	on System
11:00am- 11:40am	Dr. Christina Giannoula	SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing- In-Memory Architectures	▶(PDF) P (PPT)
1:30pm- 2:10pm	Dr. Juan Gómez Luna	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P (PDF)
2:10pm- 2:50pm	Dr. Manuel Le Gallo	Deep Learning Inference Using Computational Phase-Change Memory	
2:50pm- 3:30pm	Dr. Juan Gómez Luna	PIM Adoption Issues: How to Enable PIM Adoption?	▶(PDF) P (PPT)
3:40pm- 5:40pm	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real Processing-in-Memory Architecture	☐ (Handout) ☐ (PDF) ☐ (PPT)



https://www.youtube.com/
watch?v=f5-nT1tbz5w


https://events.safari.ethz.ch/ real-pim-tutorial/

We Need to Think Differently from the Past Approaches

Processing in Memory: Two Approaches

- 1. Processing using Memory
- 2. Processing near Memory


Mindset: Memory as an Accelerator



Memory similar to a "conventional" accelerator


Starting Simple: Data Copy and Initialization

memmove & memcpy: 5% cycles in Google's datacenter [Kanev+ ISCA'15]
















Page Migration




Future Systems: In-Memory Copy




4) No unwanted data movement

1046ns, 3.6uJ → 90ns, 0.04uJ

RowClone: In-DRAM Row Copy



RowClone: Latency and Energy Savings



Seshadri et al., "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013.

More on RowClone

Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata
 Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Michael A.
 Kozuch, Phillip B. Gibbons, and Todd C. Mowry,

"RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization"

Proceedings of the <u>46th International Symposium on Microarchitecture</u> (**MICRO**), Davis, CA, December 2013. [<u>Slides (pptx) (pdf)</u>] [<u>Lightning Session Slides (pptx) (pdf)</u>] [<u>Poster (pptx) (pdf)</u>]

RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization

Vivek Seshadri Yoongu Kim Chris Fallin* Donghyuk Lee vseshadr@cs.cmu.edu yoongukim@cmu.edu cfallin@c1f.net donghyuk1@cmu.edu

Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo rachata@cmu.edu gpekhime@cs.cmu.edu yixinluo@andrew.cmu.edu

Onur Mutlu Phillip B. Gibbons† Michael A. Kozuch† Todd C. Mowry onur@cmu.edu phillip.b.gibbons@intel.com michael.a.kozuch@intel.com tcm@cs.cmu.edu

Carnegie Mellon University †Intel Pittsburgh

RowClone in Off-the-Shelf DRAM Chips

Idea: Violate DRAM timing parameters to mimic RowClone

ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs

Fei Gao feig@princeton.edu Department of Electrical Engineering Princeton University Georgios Tziantzioulis georgios.tziantzioulis@princeton.edu Department of Electrical Engineering Princeton University David Wentzlaff
wentzlaf@princeton.edu
Department of Electrical Engineering
Princeton University

Real Processing Using Memory Prototype

- End-to-end RowClone & TRNG using off-the-shelf DRAM chips
- Idea: Violate DRAM timing parameters to mimic RowClone

PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM

Ataberk Olgun^{§†} Juan Gómez Luna[§] Konstantinos Kanellopoulos[§] Behzad Salami^{§*} Hasan Hassan[§] Oğuz Ergin[†] Onur Mutlu[§]


§ETH Zürich [†]TOBB ETÜ *BSC

https://arxiv.org/pdf/2111.00082.pdf

https://github.com/cmu-safari/pidram

https://www.youtube.com/watch?v=qeukNs5XI3g&t=4192s

Real Processing-using-Memory Prototype




https://arxiv.org/pdf/2111.00082.pdf

https://github.com/cmu-safari/pidram

https://www.youtube.com/watch?v=qeukNs5XI3g&t=4192s


Real Processing-using-Memory Prototype



https://arxiv.org/pdf/2111.00082.pdf https://github.com/cmu-safari/pidram

https://www.youtube.com/watch?v=qeukNs5XI3g&t=4192s

Microbenchmark Copy/Initialization Throughput



In-DRAM Copy and Initialization improve throughput by 119x and 89x



More on PiDRAM

 Ataberk Olgun, Juan Gomez Luna, Konstantinos Kanellopoulos, Behzad Salami, Hasan Hassan, Oguz Ergin, and Onur Mutlu,

"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM"

<u>ACM Transactions on Architecture and Code Optimization</u> (**TACO**), March 2023. [arXiv version]

Presented at the 18th HiPEAC Conference, Toulouse, France, January 2023.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Lecture Video (40 minutes)]


[PiDRAM Source Code]

PiDRAM: A Holistic End-to-end FPGA-based Framework for <u>Processing-in-DRAM</u>

Ataberk Olgun§ Juan Gómez Luna§ Konstantinos Kanellopoulos§ Behzad Salami§ Hasan Hassan§ Oğuz Ergin† Onur Mutlu§

§ETH Zürich †TOBB University of Economics and Technology

Lecture on RowClone & Processing using DRAM




(Truly) In-Memory Computation


- We can support in-DRAM AND, OR, NOT, MAJ
- At low cost
- Using analog computation capability of DRAM
 - Idea: activating multiple rows performs computation
- 30-60X performance and energy improvement
 - Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO 2017.

- New memory technologies enable even more opportunities
 - Memristors, resistive RAM, phase change mem, STT-MRAM, ...
 - Can operate on data with minimal movement

In-DRAM AND/OR: Triple Row Activation



Bulk Bitwise Operations in Workloads



In-DRAM Acceleration of Database Queries




Figure 11: Speedup offered by Ambit over baseline CPU with SIMD for BitWeaving

Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017.

More on Ambit

 Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry,

"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology"

Proceedings of the <u>50th International Symposium on</u>

<u>Microarchitecture</u> (**MICRO**), Boston, MA, USA, October 2017.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)]

Ambit: In-Memory Accelerator for Bulk Bitwise Operations
Using Commodity DRAM Technology

Vivek Seshadri^{1,5} Donghyuk Lee^{2,5} Thomas Mullins^{3,5} Hasan Hassan⁴ Amirali Boroumand⁵ Jeremie Kim^{4,5} Michael A. Kozuch³ Onur Mutlu^{4,5} Phillip B. Gibbons⁵ Todd C. Mowry⁵

 1 Microsoft Research India 2 NVIDIA Research 3 Intel 4 ETH Zürich 5 Carnegie Mellon University

In-DRAM Bulk Bitwise Execution

Vivek Seshadri and Onur Mutlu,
 "In-DRAM Bulk Bitwise Execution Engine"
 Invited Book Chapter in Advances in Computers, to appear in 2020.

[Preliminary arXiv version]

In-DRAM Bulk Bitwise Execution Engine

Vivek Seshadri Microsoft Research India visesha@microsoft.com Onur Mutlu
ETH Zürich
onur.mutlu@inf.ethz.ch

SIMDRAM Framework

Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu, "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM" Proceedings of the 26th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Virtual, March-April 2021.

[2-page Extended Abstract]

[Short Talk Slides (pptx) (pdf)]

[Talk Slides (pptx) (pdf)]

[Short Talk Video (5 mins)]

[Full Talk Video (27 mins)]

SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

*Nastaran Hajinazar^{1,2} Nika Mansouri Ghiasi¹ *Geraldo F. Oliveira¹ Minesh Patel¹ Juan Gómez-Luna¹ Sven Gregorio¹
Mohammed Alser¹
Onur Mutlu¹


João Dinis Ferreira¹ Saugata Ghose³


¹ETH Zürich

²Simon Fraser University

³University of Illinois at Urbana–Champaign

SIMDRAM Framework: Overview





SAFARI

SIMDRAM Key Results

Evaluated on:

- 16 complex in-DRAM operations
- 7 commonly-used real-world applications

SIMDRAM provides:

- 88× and 5.8× the throughput of a CPU and a high-end GPU, respectively, over 16 operations
- 257× and 31× the energy efficiency of a CPU and a high-end GPU, respectively, over 16 operations
- 21× and 2.1× the performance of a CPU an a high-end GPU, over seven real-world applications

SAFARI

More on SIMDRAM

Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu, "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM" Proceedings of the 26th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Virtual, March-April 2021.

[2-page Extended Abstract]

[Short Talk Slides (pptx) (pdf)]

[Talk Slides (pptx) (pdf)]

[Short Talk Video (5 mins)]

[Full Talk Video (27 mins)]

SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

*Nastaran Hajinazar^{1,2}
Nika Mansouri Ghiasi¹

*Geraldo F. Oliveira¹
Minesh Patel¹
Juan Gómez-Luna¹

Sven Gregorio¹ Mohammed Alser¹ Onur Mutlu¹

João Dinis Ferreira¹ Saugata Ghose³

¹ETH Zürich

²Simon Fraser University

³University of Illinois at Urbana-Champaign

In-DRAM Lookup-Table Based Execution

João Dinis Ferreira, Gabriel Falcao, Juan Gómez-Luna, Mohammed Alser, Lois Orosa, Mohammad Sadrosadati, Jeremie S. Kim, Geraldo F. Oliveira, Taha Shahroodi, Anant Nori, and Onur Mutlu, "pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables"

Proceedings of the 55th International Symposium on Microarchitecture (MICRO), Chicago, IL, USA,

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Lecture Video (26 minutes)]

[arXiv version]

October 2022.

Source Code (Officially Artifact Evaluated with All Badges)

Officially artifact evaluated as available, reusable and reproducible.







pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables

João Dinis Ferreira§

Gabriel Falcao[†]

Juan Gómez-Luna§

Mohammed Alser§

Lois Orosa[§]∇

Mohammad Sadrosadati§

Jeremie S. Kim§

Geraldo F. Oliveira§

Taha Shahroodi‡

Anant Nori*

Onur Mutlu§

§ETH Zürich †IT. Universit

†IT, University of Coimbra ∇Galicia Supercomputing Center

‡TU Delft

*Intel

In-DRAM Physical Unclonable Functions

Jeremie S. Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu,
 "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable
 Functions by Exploiting the Latency-Reliability Tradeoff in Modern DRAM Devices"

Proceedings of the <u>24th International Symposium on High-Performance Computer</u> <u>Architecture</u> (**HPCA**), Vienna, Austria, February 2018.

[Lightning Talk Video]

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

[Full Talk Lecture Video (28 minutes)]

The DRAM Latency PUF:

Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices

Jeremie S. Kim^{†§} Minesh Patel[§] Hasan Hassan[§] Onur Mutlu^{§†}

[†]Carnegie Mellon University [§]ETH Zürich

In-DRAM True Random Number Generation

Jeremie S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu,
 "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput"

Proceedings of the <u>25th International Symposium on High-Performance Computer</u> <u>Architecture</u> (**HPCA**), Washington, DC, USA, February 2019.

[Slides (pptx) (pdf)]

[Full Talk Video (21 minutes)]

[Full Talk Lecture Video (27 minutes)]

Top Picks Honorable Mention by IEEE Micro.

D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput

Jeremie S. Kim^{‡§} Minesh Patel[§] Hasan Hassan[§] Lois Orosa[§] Onur Mutlu^{§‡}
[‡]Carnegie Mellon University [§]ETH Zürich

SAFARI 133

In-DRAM True Random Number Generation

 Ataberk Olgun, Minesh Patel, A. Giray Yaglikci, Haocong Luo, Jeremie S. Kim, F. Nisa Bostanci, Nandita Vijaykumar, Oguz Ergin, and Onur Mutlu,

"QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips"

Proceedings of the <u>48th International Symposium on Computer Architecture</u> (**ISCA**), Virtual, June 2021.

[Slides (pptx) (pdf)]

[Short Talk Slides (pptx) (pdf)]

[Talk Video (25 minutes)]

[SAFARI Live Seminar Video (1 hr 26 mins)]

QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips

Ataberk Olgun^{§†} Minesh Patel[§] A. Giray Yağlıkçı[§] Haocong Luo[§] Jeremie S. Kim[§] F. Nisa Bostancı^{§†} Nandita Vijaykumar^{§⊙} Oğuz Ergin[†] Onur Mutlu[§]

§ETH Zürich † TOBB University of Economics and Technology $^{\odot}$ University of Toronto

SAFARI 134

In-DRAM True Random Number Generation

F. Nisa Bostanci, Ataberk Olgun, Lois Orosa, A. Giray Yaglikci, Jeremie S. Kim, Hasan Hassan, Oguz Ergin, and Onur Mutlu,

"DR-STRaNGe: End-to-End System Design for DRAM-based True Random **Number Generators**"

Proceedings of the <u>28th International Symposium on High-Performance Computer</u> Architecture (HPCA), Virtual, April 2022.

[Slides (pptx) (pdf)]

[Short Talk Slides (pptx) (pdf)]

DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators

F. Nisa Bostanci^{†§}

SAFARI

Ataberk Olgun^{†§} Lois Orosa[§]

A. Giray Yağlıkçı§ Onur Mutlu§

135

Jeremie S. Kim[§]

Hasan Hassan[§] Oğuz Ergin[†]

§ETH Zürich

†TOBB University of Economics and Technology

In-Flash Bulk Bitwise Execution

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez-Luna, Myungsuk Kim, and Onur Mutlu, "Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent **Computation Capability of NAND Flash Memory**

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Lecture Video (44 minutes)]

[arXiv version]

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using **Inherent Computation Capability of NAND Flash Memory**

Jisung Park^{§∇} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§] Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

§ETH Zürich [▽]POSTECH [†]LIRMM, Univ. Montpellier, CNRS

[‡]Kyungpook National University

Summary: Flash-Cosmos



The first work that enables in-flash multi-operand bulk bitwise operations with a single sensing operation and high reliability



Improves performance by 32x/25x/3.5x over OSP/ISP/ParaBit



Improves energy efficiency by 95x/13.4x/3.3x over OSP/ISP/ParaBit




Low-cost & requires no changes to flash cell arrays

Flash-Cosmos: Basic Ideas

Flash-Cosmos enables

- Computation on multiple operands with a single sensing operation
- Accurate computation results by eliminating raw bit errors in stored data



Key Ideas of Flash-Cosmos



Multi-Wordline Sensing (MWS)

to enable in-flash bulk bitwise operations via a single sensing operation



Enhanced SLC-Mode Programming (ESP)


to eliminate raw bit errors in stored data (and thus in computation results)

Multi-Wordline Sensing (MWS): Bitwise AND

■ Intra-Block MWS:

Simultaneously activates multiple WLs in the same block

→ Bitwise AND of the stored data in the WLs





Multi-Wordline Sensing (MWS): Bitwise AND

■ Intra-Block MWS:
 Simultaneously activates multiple WLs in the same block
 → Bitwise AND of the stored data in the WLs




via a single sensing operation

Multi-Wordline Sensing (MWS): Bitwise OR

Inter-Block MWS:

Simultaneously activates multiple WLs in different blocks

→ Bitwise OR of the stored data in the WLs






Multi-Wordline Sensing (MWS): Bitwise OR

■ Inter-Block MWS:
 Simultaneously activates multiple WLs in different blocks
 → Bitwise OR of the stored data in the WLs



Flash-Cosmos (Inter-Block MWS) enables bitwise OR of multiple pages in different blocks via a single sensing operation



Other Types of Bitwise Operations

Flash-Cosmos also enables
other types of bitwise operations
(NOT/NAND/NOR/XOR/XNOR)
leveraging existing features of NAND flash memory

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park^{§∇} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§] Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

§ETH Zürich ∇POSTECH †LIRMM, Univ. Montpellier, CNRS ‡Kyungpook National University



https://arxiv.org/abs/2209.05566.pdf




Results: Real-Device Characterization

No changes to the cell array of commodity NAND flash chips

Can have many operands
(AND: up to 48, OR: up to 4)
with small increase in sensing latency (< 10%)

ESP significantly improves the reliability of computation results (no observed bit error in the tested flash cells)

Results: Performance & Energy



Flash-Cosmos provides significant performance & energy benefits over all the baselines

The larger the number of operands, the higher the performance & energy benefits

Pinatubo: RowClone and Bitwise Ops in PCM

Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories

Shuangchen Li¹*, Cong Xu², Qiaosha Zou^{1,5}, Jishen Zhao³, Yu Lu⁴, and Yuan Xie¹

University of California, Santa Barbara¹, Hewlett Packard Labs² University of California, Santa Cruz³, Qualcomm Inc.⁴, Huawei Technologies Inc.⁵ {shuangchenli, yuanxie}ece.ucsb.edu¹


Other Readings on Processing using NVM

- Shafiee+, "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ISCA 2016.
- Chi+, "PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory", ISCA 2016.
- Prezioso+, "Training and Operation of an Integrated Neuromorphic Network based on Metal-Oxide Memristors", Nature 2015
- Ambrogio+, "Equivalent-accuracy accelerated neural-network training using analogue memory", Nature 2018.

Processing in Memory: Two Approaches

- 1. Processing using Memory
- 2. Processing near Memory

Mindset: Memory as an Accelerator



Memory similar to a "conventional" accelerator

Accelerating In-Memory Graph Analytics

Large graphs are everywhere (circa 2015)



36 Million Wikipedia Pages



1.4 Billion Facebook Users




300 Million Twitter Users



30 Billion Instagram Photos

Scalable large-scale graph processing is challenging




Key Bottlenecks in Graph Processing

```
for (v: graph.vertices) {
     for (w: v.successors) {
       w.next rank += weight * v.rank;
                       1. Frequent random memory accesses
                                   &w
            V
 w.rank
w.next rank
                              weight * v.rank
 w.edges
            W
                              2. Little amount of computation
```


Opportunity: 3D-Stacked Logic+Memory






Tesseract System for Graph Processing


Interconnected set of 3D-stacked memory+logic chips with simple cores




Tesseract System for Graph Processing




Tesseract System for Graph Processing




Evaluated Systems



Tesseract Graph Processing Performance



Tesseract Graph Processing System Energy



SAFARI Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015.

More on Tesseract

 Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,

"A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing"

Proceedings of the <u>42nd International Symposium on Computer</u> Architecture (**ISCA**), Portland, OR, June 2015.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

Top Picks Honorable Mention by IEEE Micro. Selected to the ISCA-50 25-Year Retrospective Issue covering 1996-2020 in 2023 (<u>Retrospective (pdf)</u> <u>Full</u> <u>Issue</u>).

A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing

Junwhan Ahn Sungpack Hong[§] Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungpack.hong@oracle.com, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr

Seoul National University [§]Oracle Labs [†]Carnegie Mellon University

In-Storage Genomic Data Filtering [ASPLOS 2022]

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu,
 "GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis"

Proceedings of the <u>27th International Conference on Architectural Support for</u>

<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Virtual, February-March 2022.

[<u>Lightning Talk Slides (pptx) (pdf)</u>] [<u>Lightning Talk Video</u> (90 seconds)]

GenStore: A High-Performance In-Storage Processing System for Genome Sequence Analysis

Nika Mansouri Ghiasi¹ Jisung Park¹ Harun Mustafa¹ Jeremie Kim¹ Ataberk Olgun¹ Arvid Gollwitzer¹ Damla Senol Cali² Can Firtina¹ Haiyu Mao¹ Nour Almadhoun Alserr¹ Rachata Ausavarungnirun³ Nandita Vijaykumar⁴ Mohammed Alser¹ Onur Mutlu¹

¹ETH Zürich ²Bionano Genomics ³KMUTNB ⁴University of Toronto

Genome Sequence Analysis

Data Movement from Storage

Storage System Main Memory Cache

Computation
Unit
(CPU or
Accelerator)

Alignment




Computation overhead



Data movement overhead

Compute-Centric Accelerators

Storage System





Computation overhead




Data movement overhead

Key Idea: In-Storage Filtering



Filter reads that do not require alignment inside the storage system



Filtered Reads



Cache Computation
Unit
(CPU or
Accelerator)

Exactly-matching reads

Do not need expensive approximate string matching during alignment

Non-matching reads

Do not have potential matching locations and can skip alignment

GenStore



Filter reads that do not require alignment inside the storage system

GenStore-Enabled Storage System

Main Memory Cache

Computation
Unit
(CPU or
Accelerator)



Computation overhead



Data movement overhead

GenStore provides significant speedup (1.4x - 33.6x) and energy reduction (3.9x - 29.2x) at low cost

In-Storage Genomic Data Filtering [ASPLOS 2022]

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu, "GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis"

Proceedings of the <u>27th International Conference on Architectural Support for</u>
<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Virtual, February-March 2022.

[<u>Lightning Talk Slides (pptx) (pdf)</u>] [<u>Lightning Talk Video</u> (90 seconds)]

GenStore: A High-Performance In-Storage Processing System for Genome Sequence Analysis

Nika Mansouri Ghiasi¹ Jisung Park¹ Harun Mustafa¹ Jeremie Kim¹ Ataberk Olgun¹ Arvid Gollwitzer¹ Damla Senol Cali² Can Firtina¹ Haiyu Mao¹ Nour Almadhoun Alserr¹ Rachata Ausavarungnirun³ Nandita Vijaykumar⁴ Mohammed Alser¹ Onur Mutlu¹

¹ETH Zürich ²Bionano Genomics ³KMUTNB ⁴University of Toronto

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu



Carnegie Mellon









Consumer Devices







Consumer devices are everywhere!

Energy consumption is a first-class concern in consumer devices



Popular Consumer Workloads



Chrome

Google's web browser



TensorFlow Mobile

Google's machine learning framework




Google's video codec



Google's video codec

Energy Cost of Data Movement

Ist key observation: 62.7% of the total system energy is spent on data movement



Processing-In-Memory (PIM)

Potential solution: move computation close to data

Challenge: limited area and energy budget

Using PIM to Reduce Data Movement

2nd key observation: a significant fraction of the data movement often comes from simple functions

We can design lightweight logic to implement these <u>simple functions</u> in <u>memory</u>

Small embedded low-power core

PIM Core **Small fixed-function** accelerators



Offloading to PIM logic reduces energy and improves performance, on average, by 2.3X and 2.2X

Workload Analysis



Chrome

Google's web browser



TensorFlow Mobile

Google's machine learning framework




Google's video codec



Google's video codec

TensorFlow Mobile




57.3% of the inference energy is spent on data movement




54.4% of the data movement energy comes from packing/unpacking and quantization

Normalized Energy



PIM core and PIM accelerator reduce energy consumption on average by 49.1% and 55.4%

Normalized Runtime



Offloading these kernels to PIM core and PIM accelerator reduces program runtime on average by 44.6% and 54.2%

More on PIM for Mobile Devices

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu,

"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural Support for</u>
<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.


[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)] [Lightning Talk Video (2 minutes)] [Full Talk Video (21 minutes)]

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹ Saugata Ghose¹ Youngsok Kim² Rachata Ausavarungnirun¹ Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3} Aki Kuusela³ Allan Knies³ Parthasarathy Ranganathan³ Onur Mutlu^{5,1}

SAFARI

Truly Distributed GPU Processing with PIM



void applyScaleFactorsKernel(uint8_T * const out, uint8_T const * const in, const double *factor,

Accelerating GPU Execution with PIM (I)

Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems"

Proceedings of the <u>43rd International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016. [Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems

Kevin Hsieh[‡] Eiman Ebrahimi[†] Gwangsun Kim^{*} Niladrish Chatterjee[†] Mike O'Connor[†] Nandita Vijaykumar[‡] Onur Mutlu^{§‡} Stephen W. Keckler[†] [‡]Carnegie Mellon University [†]NVIDIA *KAIST [§]ETH Zürich

Accelerating GPU Execution with PIM (II)

Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K.
 Mishra, Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das,
 "Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities"

Proceedings of the <u>25th International Conference on Parallel</u>
<u>Architectures and Compilation Techniques</u> (**PACT**), Haifa, Israel,
September 2016.

Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities

Ashutosh Pattnaik¹ Xulong Tang¹ Adwait Jog² Onur Kayıran³
Asit K. Mishra⁴ Mahmut T. Kandemir¹ Onur Mutlu^{5,6} Chita R. Das¹

¹Pennsylvania State University ²College of William and Mary

³Advanced Micro Devices, Inc. ⁴Intel Labs ⁵ETH Zürich ⁶Carnegie Mellon University

Accelerating Linked Data Structures

Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu,
 "Accelerating Pointer Chasing in 3D-Stacked Memory:
 Challenges, Mechanisms, Evaluation"
 Proceedings of the 34th IEEE International Conference on Computer
 Design (ICCD), Phoenix, AZ, USA, October 2016.

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh[†] Samira Khan[‡] Nandita Vijaykumar[†] Kevin K. Chang[†] Amirali Boroumand[†] Saugata Ghose[†] Onur Mutlu^{§†} [†] Carnegie Mellon University [‡] University of Virginia [§] ETH Zürich

Accelerating Dependent Cache Misses

Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt,
 "Accelerating Dependent Cache Misses with an Enhanced Memory Controller"

Proceedings of the <u>43rd International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016. [Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Accelerating Dependent Cache Misses with an Enhanced Memory Controller

Milad Hashemi*, Khubaib[†], Eiman Ebrahimi[‡], Onur Mutlu[§], Yale N. Patt*

*The University of Texas at Austin †Apple ‡NVIDIA §ETH Zürich & Carnegie Mellon University

Accelerating Runahead Execution

Milad Hashemi, Onur Mutlu, and Yale N. Patt,
 "Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads"

Proceedings of the <u>49th International Symposium on</u>
<u>Microarchitecture</u> (**MICRO**), Taipei, Taiwan, October 2016.

[Slides (pptx) (pdf)] [Lightning Session Slides (pdf)] [Poster (pptx) (pdf)]

Best paper session.

Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads

Milad Hashemi*, Onur Mutlu§, Yale N. Patt*

*The University of Texas at Austin §ETH Zürich

Accelerating Climate Modeling

 Gagandeep Singh, Dionysios Diamantopoulos, Christoph Hagleitner, Juan Gómez-Luna, Sander Stuijk, Onur Mutlu, and Henk Corporaal, "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling"

Proceedings of the <u>30th International Conference on Field-Programmable Logic</u> <u>and Applications</u> (**FPL**), Gothenburg, Sweden, September 2020.

[Slides (pptx) (pdf)]

[<u>Lightning Talk Slides (pptx) (pdf)</u>]

[Talk Video (23 minutes)]

Nominated for the Stamatis Vassiliadis Memorial Award.

NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling

Gagandeep Singh a,b,c Dionysios Diamantopoulos c Christoph Hagleitner c Juan Gómez-Luna b Sander Stuijk a Onur Mutlu b Henk Corporaal a Eindhoven University of Technology b ETH Zürich c IBM Research Europe, Zurich

Accelerating Approximate String Matching

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis"
Proceedings of the 53rd International Symposium on Microarchitecture (MICRO), Virtual, October 2020.

[<u>Lighting Talk Video</u> (1.5 minutes)] [<u>Lightning Talk Slides (pptx) (pdf)</u>] [<u>Talk Video</u> (18 minutes)] [<u>Slides (pptx) (pdf)</u>]

GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali^{†™} Gurpreet S. Kalsi[™] Zülal Bingöl[▽] Can Firtina[⋄] Lavanya Subramanian[‡] Jeremie S. Kim^{⋄†} Rachata Ausavarungnirun[⊙] Mohammed Alser[⋄] Juan Gomez-Luna[⋄] Amirali Boroumand[†] Anant Nori[™] Allison Scibisz[†] Sreenivas Subramoney[™] Can Alkan[▽] Saugata Ghose^{*†} Onur Mutlu^{⋄†▽}

† Carnegie Mellon University [™] Processor Architecture Research Lab, Intel Labs [▽] Bilkent University [⋄] ETH Zürich

‡ Facebook [⊙] King Mongkut's University of Technology North Bangkok ^{*} University of Illinois at Urbana–Champaign

184

Accelerating Sequence-to-Graph Mapping

Damla Senol Cali, Konstantinos Kanellopoulos, Joel Lindegger, Zulal Bingol, Gurpreet S. Kalsi, Ziyi Zuo, Can Firtina, Meryem Banu Cavlak, Jeremie Kim, Nika MansouriGhiasi, Gagandeep Singh, Juan Gomez-Luna, Nour Almadhoun Alserr, Mohammed Alser, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping"

Proceedings of the <u>49th International Symposium on Computer Architecture</u> (**ISCA**), New York, June 2022.

arXiv version

SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping

Damla Senol Cali¹ Konstantinos Kanellopoulos² Joël Lindegger² Zülal Bingöl³ Gurpreet S. Kalsi⁴ Ziyi Zuo⁵ Can Firtina² Meryem Banu Cavlak² Jeremie Kim² Nika Mansouri Ghiasi² Gagandeep Singh² Juan Gómez-Luna² Nour Almadhoun Alserr² Mohammed Alser² Sreenivas Subramoney⁴ Can Alkan³ Saugata Ghose⁶ Onur Mutlu²

¹Bionano Genomics ²ETH Zürich ³Bilkent University ⁴Intel Labs ⁵Carnegie Mellon University ⁶University of Illinois Urbana-Champaign

Accelerating Basecalling + Read Mapping

 Haiyu Mao, Mohammed Alser, Mohammad Sadrosadati, Can Firtina, Akanksha Baranwal, Damla Senol Cali, Aditya Manglik, Nour Almadhoun Alserr, and Onur Mutlu,
 "GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping"

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[<u>Lecture Video</u> (25 minutes)]

[arXiv version]

GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping

Haiyu Mao¹ Mohammed Alser¹ Mohammad Sadrosadati¹ Can Firtina¹ Akanksha Baranwal¹
Damla Senol Cali² Aditya Manglik¹ Nour Almadhoun Alserr¹ Onur Mutlu¹

IETH Zürich* ** **Pionano Genomics**

Accelerating Time Series Analysis

Ivan Fernandez, Ricardo Quislant, Christina Giannoula, Mohammed Alser, Juan Gómez-Luna, Eladio Gutiérrez, Oscar Plata, and Onur Mutlu, "NATSA: A Near-Data Processing Accelerator for Time Series Analysis" Proceedings of the 38th IEEE International Conference on Computer Design (ICCD), Virtual, October 2020.

[Slides (pptx) (pdf)]

[Talk Video (10 minutes)]

[Source Code]

NATSA: A Near-Data Processing Accelerator for Time Series Analysis

Ivan Fernandez§ Ricardo Quislant§ Christina Giannoula† Mohammed Alser‡ Juan Gómez-Luna‡ Eladio Gutiérrez§ Oscar Plata§ Onur Mutlu‡ $^\S University\ of\ Malaga$ †National Technical University of Athens ‡ETH Zürich

Accelerating Graph Pattern Mining

 Maciej Besta, Raghavendra Kanakagiri, Grzegorz Kwasniewski, Rachata Ausavarungnirun, Jakub Beránek, Konstantinos Kanellopoulos, Kacper Janda, Zur Vonarburg-Shmaria, Lukas Gianinazzi, Ioana Stefan, Juan Gómez-Luna, Marcin Copik, Lukas Kapp-Schwoerer, Salvatore Di Girolamo, Nils Blach, Marek Konieczny, Onur Mutlu, and Torsten Hoefler,

"SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems"

Proceedings of the <u>54th International Symposium on Microarchitecture</u> (**MICRO**), Virtual, October 2021.

[Slides (pdf)]

[Talk Video (22 minutes)]

[Lightning Talk Video (1.5 minutes)]

[Full arXiv version]

SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems

Maciej Besta¹, Raghavendra Kanakagiri², Grzegorz Kwasniewski¹, Rachata Ausavarungnirun³, Jakub Beránek⁴, Konstantinos Kanellopoulos¹, Kacper Janda⁵, Zur Vonarburg-Shmaria¹, Lukas Gianinazzi¹, Ioana Stefan¹, Juan Gómez-Luna¹, Marcin Copik¹, Lukas Kapp-Schwoerer¹, Salvatore Di Girolamo¹, Nils Blach¹, Marek Konieczny⁵, Onur Mutlu¹, Torsten Hoefler¹

¹ETH Zurich, Switzerland ²IIT Tirupati, India ³King Mongkut's University of Technology North Bangkok, Thailand ⁴Technical University of Ostrava, Czech Republic ⁵AGH-UST, Poland

Accelerating HTAP Database Systems

Amirali Boroumand, Saugata Ghose, Geraldo F. Oliveira, and Onur Mutlu,
 "Polynesia: Enabling High-Performance and Energy-Efficient Hybrid
 <u>Transactional/Analytical Databases with Hardware/Software Co-Design"</u>
 *Proceedings of the <u>38th International Conference on Data Engineering</u> (ICDE),
 Virtual, May 2022.*

[arXiv version]
[Slides (pptx) (pdf)]
[Short Talk Slides (pptx) (pdf)]

Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Co-Design

Amirali Boroumand[†] Saugata Ghose[†] Geraldo F. Oliveira[‡] Onur Mutlu[‡]

†Google [†]Univ. of Illinois Urbana-Champaign [‡]ETH Zürich

Accelerating Neural Network Inference

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo
 F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"

Proceedings of the <u>30th International Conference on Parallel Architectures and Compilation Techniques</u> (**PACT**), Virtual, September 2021.

[Slides (pptx) (pdf)]

[Talk Video (14 minutes)]

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand[†]

Geraldo F. Oliveira[⋆]

Saugata Ghose[‡]

Berkin Akin[§]

Ravi Narayanaswami[§]

Onur Mutlu^{⋆†}

 $^\dagger C$ arnegie Mellon Univ. $^\diamond S$ tanford Univ. $^\ddagger U$ niv. of Illinois Urbana-Champaign $^\S G$ oogle $^\star ETH$ Zürich

Google Neural Network Models for Edge Devices: **Analyzing and Mitigating Machine Learning Inference Bottlenecks**

Amirali Boroumand

Saugata Ghose

Berkin Akin

Ravi Narayanaswami

Geraldo F. Oliveira

Xiaoyu Ma

Eric Shiu

Onur Mutlu

PACT 2021











Executive Summary

Context: We extensively analyze a state-of-the-art edge ML accelerator (Google Edge TPU) using 24 Google edge models

Wide range of models (CNNs, LSTMs, Transducers, RCNNs)

Problem: The Edge TPU accelerator suffers from three challenges:

- It operates significantly below its peak throughput
- It operates significantly below its <u>theoretical energy efficiency</u>
- It inefficiently handles <u>memory accesses</u>

Key Insight: These shortcomings arise from the monolithic design of the Edge TPU accelerator

- The Edge TPU accelerator design does not account for layer heterogeneity

Key Mechanism: A new framework called Mensa

 Mensa consists of heterogeneous accelerators whose dataflow and hardware are specialized for specific families of layers


Key Results: We design a version of Mensa for Google edge ML models

- Mensa improves performance and energy by 3.0X and 3.1X
- Mensa reduces cost and improves area efficiency

SAFARI


Google Edge Neural Network Models

We analyze inference execution using 24 edge NN models



Diversity Across the Models


Insight I: there is significant variation in terms of layer characteristics across the models



Diversity Within the Models

Insight 2: even within each model, layers exhibit significant variation in terms of layer characteristics

For example, our analysis of edge CNN models shows:




Variation in MAC intensity: up to 200x across layers

Variation in FLOP/Byte: up to 244x across layers




Mensa High-Level Overview

Edge TPU Accelerator



Monolithic Accelerator






Heterogeneous Accelerators

Identifying Layer Families

Key observation: the majority of layers group into a small number of <u>layer families</u>




Families I & 2: low parameter footprint, high data reuse and MAC intensity

→ compute-centric layers

Families 3, 4 & 5: high parameter footprint, low data reuse and MAC intensity \rightarrow data-centric layers


Mensa: Energy Reduction



Mensa-G reduces energy consumption by 3.0X compared to the baseline Edge TPU



Mensa: Throughput Improvement



Mensa-G improves inference throughput by 3.1X compared to the baseline Edge TPU



Mensa: Highly-Efficient ML Inference

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo
 F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"

Proceedings of the <u>30th International Conference on Parallel Architectures and Compilation Techniques</u> (**PACT**), Virtual, September 2021.

[Slides (pptx) (pdf)]

[Talk Video (14 minutes)]

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand[†]

Geraldo F. Oliveira[⋆]

Saugata Ghose[‡]

Berkin Akin[§]

Ravi Narayanaswami[§]

Onur Mutlu^{⋆†}

 $^\dagger C$ arnegie Mellon Univ. $^\diamond S$ tanford Univ. $^\ddagger U$ niv. of Illinois Urbana-Champaign $^\S G$ oogle $^\star ETH$ Zürich

Accelerating Data-Intensive Workloads

Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,
 "PIM-Enabled Instructions: A Low-Overhead,
 Locality-Aware Processing-in-Memory Architecture"
 Proceedings of the <u>42nd International Symposium on</u>
 Computer Architecture (ISCA), Portland, OR, June 2015.
 [Slides (pdf)] [Lightning Session Slides (pdf)]

PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture

Junwhan Ahn Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr

Seoul National University [†]Carnegie Mellon University

SAFARI

FPGA-based Processing Near Memory

Gagandeep Singh, Mohammed Alser, Damla Senol Cali, Dionysios
Diamantopoulos, Juan Gómez-Luna, Henk Corporaal, and Onur Mutlu,

"FPGA-based Near-Memory Acceleration of Modern Data-Intensive
Applications"


IEEE Micro (IEEE MICRO), 2021.

FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications

Gagandeep Singh $^{\diamond}$ Mohammed Alser $^{\diamond}$ Damla Senol Cali $^{\bowtie}$ Dionysios Diamantopoulos $^{\bigtriangledown}$ Juan Gómez-Luna $^{\diamond}$ Henk Corporaal * Onur Mutlu $^{\diamond \bowtie}$

[⋄]ETH Zürich [⋈] Carnegie Mellon University *Eindhoven University of Technology [▽]IBM Research Europe

We Need to Revisit the Entire Stack



We can get there step by step

PIM Review and Open Problems

A Modern Primer on Processing in Memory

Onur Mutlu^{a,b}, Saugata Ghose^{b,c}, Juan Gómez-Luna^a, Rachata Ausavarungnirun^d

SAFARI Research Group

^aETH Zürich

^bCarnegie Mellon University

^cUniversity of Illinois at Urbana-Champaign

^dKing Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun,

"A Modern Primer on Processing in Memory"

Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u>

Looking Beyond Moore and Von Neumann, Springer, to be published in 2021.

PIM Review and Open Problems (II)

A Workload and Programming Ease Driven Perspective of Processing-in-Memory

Saugata Ghose[†] Amirali Boroumand[†] Jeremie S. Kim[†]§ Juan Gómez-Luna[§] Onur Mutlu^{§†}

[†]Carnegie Mellon University §ETH Zürich

Saugata Ghose, Amirali Boroumand, Jeremie S. Kim, Juan Gomez-Luna, and Onur Mutlu, "Processing-in-Memory: A Workload-Driven Perspective"

Invited Article in IBM Journal of Research & Development, Special Issue on Hardware for Artificial Intelligence, to appear in November 2019.

[Preliminary arXiv version]

SAFARI

Processing in Memory: Adoption Challenges

- 1. Processing using Memory
- 2. Processing near Memory

Eliminating the Adoption Barriers


How to Enable Adoption of Processing in Memory

Potential Barriers to Adoption of PIM

- 1. **Applications** & **software** for PIM
- 2. Ease of **programming** (interfaces and compiler/HW support)
- 3. **System** and **security** support: coherence, synchronization, virtual memory, isolation, communication interfaces, ...
- 4. **Runtime** and **compilation** systems for adaptive scheduling, data mapping, access/sharing control, ...
- 5. **Infrastructures** to assess benefits and feasibility

All can be solved with change of mindset

We Need to Revisit the Entire Stack



We can get there step by step

Adoption: How to Keep It Simple?

Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,
 "PIM-Enabled Instructions: A Low-Overhead,
 Locality-Aware Processing-in-Memory Architecture"
 Proceedings of the <u>42nd International Symposium on</u>
 Computer Architecture (ISCA), Portland, OR, June 2015.
 [Slides (pdf)] [Lightning Session Slides (pdf)]

PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture

Junwhan Ahn Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr

Seoul National University [†]Carnegie Mellon University

SAFARI

Adoption: How to Maintain Coherence? (I)

 Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu, "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"


IEEE Computer Architecture Letters (CAL), June 2016.

LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory

Amirali Boroumand[†], Saugata Ghose[†], Minesh Patel[†], Hasan Hassan[†], Brandon Lucia[†], Kevin Hsieh[†], Krishna T. Malladi^{*}, Hongzhong Zheng^{*}, and Onur Mutlu^{‡†}

† Carnegie Mellon University * Samsung Semiconductor, Inc. § TOBB ETÜ [‡] ETH Zürich

Challenge: Coherence for Hybrid CPU-PIM Apps



Adoption: How to Maintain Coherence? (II)

Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu, "CoNDA: Efficient Cache Coherence Support for Near-**Data Accelerators**"

Proceedings of the <u>46th International Symposium on Computer</u> Architecture (ISCA), Phoenix, AZ, USA, June 2019.

CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators

Saugata Ghose[†] Minesh Patel* Hasan Hassan* Amirali Boroumand[†] Brandon Lucia[†] Rachata Ausavarungnirun^{†‡} Kevin Hsieh[†] Nastaran Hajinazar[†] Krishna T. Malladi[§] Hongzhong Zheng[§] Onur Mutlu^{⋆†}

> [†]Carnegie Mellon University *ETH Zürich ^{\$}Simon Fraser University

‡KMUTNB §Samsung Semiconductor, Inc.

Adoption: How to Support Synchronization?

 Christina Giannoula, Nandita Vijaykumar, Nikela Papadopoulou, Vasileios Karakostas, Ivan Fernandez, Juan Gómez-Luna, Lois Orosa, Nectarios Koziris, Georgios Goumas, Onur Mutlu, "SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures"

Proceedings of the <u>27th International Symposium on High-Performance Computer</u> <u>Architecture</u> (**HPCA**), Virtual, February-March 2021.

[Slides (pptx) (pdf)]

[Short Talk Slides (pptx) (pdf)]

[Talk Video (21 minutes)]

[Short Talk Video (7 minutes)]

SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures

```
Christina Giannoula<sup>†‡</sup> Nandita Vijaykumar<sup>*‡</sup> Nikela Papadopoulou<sup>†</sup> Vasileios Karakostas<sup>†</sup> Ivan Fernandez<sup>§‡</sup> Juan Gómez-Luna<sup>‡</sup> Lois Orosa<sup>‡</sup> Nectarios Koziris<sup>†</sup> Georgios Goumas<sup>†</sup> Onur Mutlu<sup>‡</sup> <sup>†</sup>National Technical University of Athens <sup>‡</sup>ETH Zürich <sup>*</sup>University of Toronto <sup>§</sup>University of Malaga
```

Adoption: How to Support Virtual Memory?

Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu,
 "Accelerating Pointer Chasing in 3D-Stacked Memory:
 Challenges, Mechanisms, Evaluation"
 Proceedings of the 34th IEEE International Conference on Computer
 Design (ICCD), Phoenix, AZ, USA, October 2016.


Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh[†] Samira Khan[‡] Nandita Vijaykumar[†] Kevin K. Chang[†] Amirali Boroumand[†] Saugata Ghose[†] Onur Mutlu^{§†} [†] Carnegie Mellon University [‡] University of Virginia [§] ETH Zürich

Eliminating the Adoption Barriers

Processing-in-Memory in the Real World

Processing-in-Memory Landscape Today










[Samsung 2021]



[UPMEM 2019]

Real PIM Tutorials [ISCA'23, ASPLOS'23, HPCA'23]


June 18: Lectures + Hands-on labs + Invited talks




https://events.safari.ethz.ch/isca-pim-tutorial/

Real PIM Tutorial [ASPLOS 2023]

March 26: Lectures + Hands-on labs + Invited talks





Time	Speaker	TITLE	waterials
9:00am- 10:20am	Prof. Onur Mutlu	Memory-Centric Computing	P (PDF)
10:40am- 12:00pm	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	♪(PDF) P(PPT)
1:40pm- 2:20pm	Prof. Alexandra (Sasha) Fedorova (UBC)	Processing in Memory in the Wild	P (PDF)
2:20pm- 3:20pm	Dr. Juan Gómez Luna & Ataberk Olgun	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P(PDF) P(PPT) P(PPT)
3:40pm- 4:10pm	Dr. Juan Gómez Luna	Adoption issues: How to enable PIM? Accelerating Modern Workloads on a General-purpose PIM System	P(PDF) (PDF) (PDF) (PPT)
4:10pm- 4:50pm	Dr. Yongkee Kwon & Eddy (Chanwook) Park (SK Hynix)	System Architecture and Software Stack for GDDR6-AiM	▶(PDF) P (PPT)
4:50pm-	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real	(Handout)

Processing-in-Memory Architecture

5:00pm

https://www.youtube.com/watch?v=oYCaLcT0Kmo

Onur Mutlu Lectures

://events.safari.ethz.ch/aspla

32.1K subscribers

Motoriala

(PDF)

P (PPT)

↑ Subscribed ∨


OS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads

views Streamed 7 days ago Livestream - Data-Centric Architectures: Fundamentally Improving Performance and Energy (Spring 2023)


https://events.safari.ethz.ch/ asplos-pim-tutorial/

Real PIM Tutorial [HPCA 2023]

February 26: Lectures + Hands-on labs + Invited Talks



Time	Speaker	Title	Materials
8:00am- 8:40am	Prof. Onur Mutlu	Memory-Centric Computing	▶(PDF) P (PPT)
8:40am- 10:00am	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	▶(PDF) P (PPT)
10:20am- 11:00am	Dr. Dimin Niu	A 3D Logic-to-DRAM Hybrid Bonding Process-Near-Memory Chip for Recommendation	on System
11:00am- 11:40am	Dr. Christina Giannoula	SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing- In-Memory Architectures	▶(PDF) P (PPT)
1:30pm- 2:10pm	Dr. Juan Gómez Luna	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P (PDF)
2:10pm- 2:50pm	Dr. Manuel Le Gallo	Deep Learning Inference Using Computational Phase-Change Memory	
2:50pm- 3:30pm	Dr. Juan Gómez Luna	PIM Adoption Issues: How to Enable PIM Adoption?	▶(PDF) P (PPT)
3:40pm- 5:40pm	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real Processing-in-Memory Architecture	☐ (Handout) ☐ (PDF) ☐ (PPT)




https://www.youtube.com/
watch?v=f5-nT1tbz5w

https://events.safari.ethz.ch/ real-pim-tutorial/

UPMEM Processing-in-DRAM Engine (2019)

- Processing in DRAM Engine
- Includes standard DIMM modules, with a large number of DPU processors combined with DRAM chips.
- Replaces standard DIMMs
 - DDR4 R-DIMM modules
 - 8GB+128 DPUs (16 PIM chips)
 - Standard 2x-nm DRAM process
 - Large amounts of compute & memory bandwidth






UPMEM Memory Modules

- E19: 8 chips DIMM (1 rank). DPUs @ 267 MHz
- P21: 16 chips DIMM (2 ranks). DPUs @ 350 MHz





2,560-DPU Processing-in-Memory System




Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland
IZZAT EL HAJJ, American University of Beirut, Lebanon
IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain
CHRISTINA GIANNOULA, ETH Zürich, Switzerland and NTUA, Greece
GERALDO F. OLIVEIRA, ETH Zürich, Switzerland
ONUR MUTLU, ETH Zürich, Switzerland


Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores impose a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of main memory access. Fundamentally addressing this idant movement bottleneck requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is known as processing—in-memory (PRI).

Recent research explores different forms of PIM architectures, motivated by the emergence of new 3Dstacked memory technologies that integrate memory with a logic layer where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called DRAM Processing Units (DPUS), integrated in the same chip.

This paper provides the first comprehensive analysis of the first publicly-available real-world PIM architecture. We make two key contributions. First, we conduct an experimental characterization of the UPIMEM-based PIM system using microbenchmarks to assess various architecture limits such as compute throughput and memory bandwidth, yielding new insights. Second, we present PTM (Processing, -b-fuency benchmarks) as benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, which we identify as memory-bound. We evaluate the performance and scaling characteristics of PfM benchmarks on the UPMEM PIM architecture, and compare their performance and energy consumption to their state-of-the-art CPU and GPU counterparts. Our extensive evaluation conducted on two real UPMEM-based PIM systems with 460 and 2550 DPIg provides new insights about suitability of different workloads to the PIM systems programming recommendations for software designers, and suggestions and hints for hardware and architecture designers of future PIM systems.



More on the UPMEM PIM System



Experimental Analysis of the UPMEM PIM Engine

Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland IZZAT EL HAJJ, American University of Beirut, Lebanon IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain CHRISTINA GIANNOULA, ETH Zürich, Switzerland and NTUA, Greece GERALDO F. OLIVEIRA, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of main memory access. Fundamentally addressing this *data movement bottleneck* requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is known as *processing-in-memory (PIM)*.

Recent research explores different forms of PIM architectures, motivated by the emergence of new 3D-stacked memory technologies that integrate memory with a logic layer where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called *DRAM Processing Units* (*DPUs*), integrated in the same chip.

This paper provides the first comprehensive analysis of the first publicly-available real-world PIM architecture. We make two key contributions. First, we conduct an experimental characterization of the UPMEM-based PIM system using microbenchmarks to assess various architecture limits such as compute throughput and memory bandwidth, yielding new insights. Second, we present *PrIM* (*Processing-In-Memory benchmarks*), a benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing), which we identify as memory-bound. We evaluate the performance and scaling characteristics of PrIM benchmarks on the UPMEM PIM architecture, and compare their performance and energy consumption to their state-of-the-art CPU and GPU counterparts. Our extensive evaluation conducted on two real UPMEM-based PIM systems with 640 and 2,556 DPUs provides new insights about suitability of different workloads to the PIM system, programming recommendations for software designers, and suggestions and hints for hardware and architecture designers of future PIM systems.

https://arxiv.org/pdf/2105.03814.pdf

Understanding a Modern Processing-in-Memory Architecture:

Benchmarking and Experimental Characterization

Juan Gómez Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, Onur Mutlu

https://arxiv.org/pdf/2105.03814.pdf https://github.com/CMU-SAFARI/prim-benchmarks





Recent SRC TECHCON Presentation

- Dr. Juan Gomez-Luna
 - Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware
 - Based on two major works
 - https://arxiv.org/pdf/2105.03814.pdf
 - https://arxiv.org/pdf/2207.07886.pdf

Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-

Memory Hardware

Year: 2021, Pages: 1-7

DOI Bookmark: 10.1109/IGSC54211.2021.9651614


Authors

Juan Gómez-Luna, ETH Zürich Izzat El Hajj, American University of Beirut Ivan Fernandez, University of Malaga

Christina Giannoula, National Technical University of Athens

Geraldo F. Oliveira, ETH Zürich


Onur Mutlu, ETH Zürich







Key Takeaway 1



The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched

Operational Intensity (OP/B)

KEY TAKEAWAY 1


The UPMEM PIM architecture is fundamentally compute bound. As a result, the most suitable workloads are memory-bound.

Key Takeaway 2

Table 4: Evaluated CPU, GPU, and UPMEM-based PIM Systems.

System	Process	Processor Cores			Memory		TDP
System	Node	Total Cores	Frequency	Peak Performance	Capacity	Total Bandwidth	IDI
Intel Xeon E3-1225 v6 CPU [241]	14 nm	4 (8 threads)	3.3 GHz	26.4 GFLOPS*	32 GB	37.5 GB/s	73 W
NVIDIA Titan V GPU [277]	14 nm	80 (5,120 SIMD lanes)	1.2 GHz	12,288.0 GFLOPS	12 GB	652.8 GB/s	250 W
2,556-DPU PIM System	2x nm	2,556 ⁹	350 MHz	894.6 GOPS	159.75 GB	1.7 TB/s	383 W [†]
640-DPU PIM System	2x nm	640	267 MHz	170.9 GOPS	40 GB	333,75 GB/s	96 W [†]

*Estimated GFLOPS = 3.3 GHz × 4 cores × 2 instructions per cycle. †Estimated TDP = Total DPUs × 1.2 W/chip [199].



KEY TAKEAWAY 2

The most well-suited workloads for the UPMEM PIM architecture use no arithmetic operations or use only simple operations (e.g., bitwise operations and integer addition/subtraction).


Key Takeaway 3

Table 4: Evaluated CPU, GPU, and UPMEM-based PIM Systems.

System	Process	Processor Cores			Memory		TDP
System	Node	Total Cores	Frequency	Peak Performance	Capacity	Total Bandwidth	IDF
Intel Xeon E3-1225 v6 CPU [241]	14 nm	4 (8 threads)	3.3 GHz	26.4 GFLOPS*	32 GB	37.5 GB/s	73 W
NVIDIA Titan V GPU [277]	14 nm	80 (5,120 SIMD lanes)	1.2 GHz	12,288.0 GFLOPS	12 GB	652.8 GB/s	250 W
2,556-DPU PIM System	2x nm	2,556 ⁹	350 MHz	894.6 GOPS	159.75 GB	1.7 TB/s	383 W [†]
640-DPU PIM System	2x nm	640	267 MHz	170.9 GOPS	40 GB	333.75 GB/s	96 W [†]

^{*}Estimated GFLOPS = 3.3 GHz × 4 cores × 2 instructions per cycle.

†Estimated TDP = Total DPUs × 1.2 W/chip [199].



KEY TAKEAWAY 3

The most well-suited workloads for the UPMEM PIM architecture require little or no communication across DPUs (inter-DPU communication).

Understanding a Modern Processing-in-Memory Architecture:

Benchmarking and Experimental Characterization

Juan Gómez Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, Onur Mutlu

el1goluj@gmail.com

https://arxiv.org/pdf/2105.03814.pdf https://github.com/CMU-SAFARI/prim-benchmarks





UPMEM PIM System Summary & Analysis

Juan Gomez-Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, and Onur Mutlu,

"Benchmarking Memory-Centric Computing Systems: Analysis of Real **Processing-in-Memory Hardware**"

Invited Paper at Workshop on Computing with Unconventional *Technologies (CUT)*, Virtual, October 2021.

[arXiv version]

[PrIM Benchmarks Source Code]

[Slides (pptx) (pdf)]

[Talk Video (37 minutes)]

[Lightning Talk Video (3 minutes)]

Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware

Juan Gómez-Luna ETH Zürich

Izzat El Haji American University of Beirut

University of Malaga

National Technical University of Athens

Ivan Fernandez Christina Giannoula Geraldo F. Oliveira Onur Mutlu ETH Zürich


ETH Zürich

PrIM Benchmarks: Application Domains

Domain	Benchmark	Short name
Dance linear algebra	Vector Addition	VA
Dense linear algebra	Matrix-Vector Multiply	GEMV
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV
Databases	Select	SEL
Databases	Vector Addition Matrix-Vector Multiply Sparse Matrix-Vector Multiply	UNI
Data analytica	Binary Search	BS
Data analytics Graph processing	Time Series Analysis	TS
Graph processing	Breadth-First Search	BFS
Neural networks	Multilayer Perceptron	MLP
Bioinformatics	Needleman-Wunsch	NW
luna da mua anadia d	Image histogram (short)	HST-S
Image processing	Image histogram (large)	HST-L
	Reduction	RED
Devellel maioritives	Prefix sum (scan-scan-add)	SCAN-SSA
Parallel primitives	Prefix sum (reduce-scan-scan)	SCAN-RSS
	Matrix transposition	TRNS

PrIM Benchmarks are Open Source

- All microbenchmarks, benchmarks, and scripts
- https://github.com/CMU-SAFARI/prim-benchmarks



Understanding a Modern PIM Architecture

Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System

JUAN GÓMEZ-LUNA¹, IZZAT EL HAJJ², IVAN FERNANDEZ^{1,3}, CHRISTINA GIANNOULA^{1,4}, GERALDO F. OLIVEIRA¹, AND ONUR MUTLU¹

Corresponding author: Juan Gómez-Luna (e-mail: juang@ethz.ch).

https://arxiv.org/pdf/2105.03814.pdf

https://github.com/CMU-SAFARI/prim-benchmarks

¹ETH Zürich

²American University of Beirut


³University of Malaga

⁴National Technical University of Athens


Understanding a Modern PIM Architecture



More on Analysis of the UPMEM PIM Engine



More on Analysis of the UPMEM PIM Engine



ML Training on a Real PIM System

Machine Learning Training on a Real Processing-in-Memory System

Juan Gómez-Luna¹ Yuxin Guo¹ Sylvan Brocard² Julien Legriel² Remy Cimadomo² Geraldo F. Oliveira¹ Gagandeep Singh¹ Onur Mutlu¹

¹ETH Zürich ²UPMEM

An Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System

Juan Gómez-Luna¹ Yuxin Guo¹ Sylvan Brocard² Julien Legriel² Remy Cimadomo² Geraldo F. Oliveira¹ Gagandeep Singh¹ Onur Mutlu¹

¹ETH Zürich ²UPMEM

Short version: https://arxiv.org/pdf/2206.06022.pdf

Long version: https://arxiv.org/pdf/2207.07886.pdf


https://www.youtube.com/watch?v=qeukNs5XI3g&t=11226s

ML Training on a Real PIM System

- Need to optimize data representation
 - (1) fixed-point
 - (2) quantization
 - (3) hybrid precision
- Use lookup tables (LUTs) to implement complex functions (e.g., sigmoid)
- Optimize data placement & layout for streaming

• Large speedups: 2.8X/27X vs. CPU, 1.3x/3.2x vs. GPU

ML Training on Real PIM Talk Video



ML Training on Real PIM Systems

 Juan Gómez Luna, Yuxin Guo, Sylvan Brocard, Julien Legriel, Remy Cimadomo, Geraldo F. Oliveira, Gagandeep Singh, and Onur Mutlu, "Evaluating Machine Learning Workloads on Memory-Centric Computing Systems"

Proceedings of the <u>2023 IEEE International Symposium on Performance</u>

<u>Analysis of Systems and Software</u> (**ISPASS**), Raleigh, North Carolina, USA,
April 2023.

[arXiv version, 16 July 2022.]

[PIM-ML Source Code]

Best paper session.

An Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System

Juan Gómez-Luna¹ Yuxin Guo¹ Sylvan Brocard² Julien Legriel² Remy Cimadomo² Geraldo F. Oliveira¹ Gagandeep Singh¹ Onur Mutlu¹

¹ETH Zürich ²UPMEM

https://github.com/CMU-SAFARI/pim-ml

SpMV Multiplication on Real PIM Systems

Appears at SIGMETRICS 2022

SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems

CHRISTINA GIANNOULA, ETH Zürich, Switzerland and National Technical University of Athens, Greece

IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain


JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland

NECTARIOS KOZIRIS, National Technical University of Athens, Greece

GEORGIOS GOUMAS, National Technical University of Athens, Greece

ONUR MUTLU, ETH Zürich, Switzerland

https://arxiv.org/pdf/2201.05072.pdf https://github.com/CMU-SAFARI/SparseP



Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures

Christina Giannoula

Ivan Fernandez, Juan Gomez-Luna, Nectarios Koziris, Georgios Goumas, Onur Mutlu









SparseP: Key Contributions

- 1. Efficient SpMV kernels for current & future PIM systems
 - SparseP library = 25 SpMV kernels
 - Compression, data types, data partitioning, synchronization, load balancing

SparseP is Open-Source

SparseP: https://github.com/CMU-SAFARI/SparseP

2. Comprehensive analysis of SpMV on the first commercially-available real PIM system



- 26 sparse matrices
- Comparisons to state-of-the-art CPU and GPU systems
- Recommendations for software, system and hardware designers

Recommendations for Architects and Programmers

Full Paper: https://arxiv.org/pdf/2201.05072.pdf

SparseP Talk Video



More on SparseP

Christina Giannoula, Ivan Fernandez, Juan Gomez-Luna, Nectarios Koziris, Georgios Goumas, and Onur Mutlu,

<u>"SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures"</u>

Proceedings of the <u>ACM International Conference on Measurement and Modeling of Computer</u> <u>Systems</u> (**SIGMETRICS**), Mumbai, India, June 2022.

Extended arXiv Version

[Abstract]

[Slides (pptx) (pdf)]

[Long Talk Slides (pptx) (pdf)]

SparseP Source Code

[Talk Video (16 minutes)]

[Long Talk Video (55 minutes)]

SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems

CHRISTINA GIANNOULA, ETH Zürich, Switzerland and National Technical University of Athens, Greece

IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland

NECTARIOS KOZIRIS, National Technical University of Athens, Greece

GEORGIOS GOUMAS, National Technical University of Athens, Greece

ONUR MUTLU, ETH Zürich, Switzerland

https://github.com/CMU-SAFARI/SparseP

SpMV Multiplication on Real PIM Systems

Appears at SIGMETRICS 2022

SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems

CHRISTINA GIANNOULA, ETH Zürich, Switzerland and National Technical University of Athens, Greece

IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland

NECTARIOS KOZIRIS, National Technical University of Athens, Greece

GEORGIOS GOUMAS, National Technical University of Athens, Greece

ONUR MUTLU, ETH Zürich, Switzerland

https://arxiv.org/pdf/2201.05072.pdf https://github.com/CMU-SAFARI/SparseP

SAFARI

Transcendental Functions on Real PIM Systems

 Maurus Item, Juan Gómez Luna, Yuxin Guo, Geraldo F. Oliveira, Mohammad Sadrosadati, and Onur Mutlu,

"TransPimLib: Efficient Transcendental Functions for Processing-in-Memory Systems"

Proceedings of the <u>2023 IEEE International Symposium on Performance</u>

<u>Analysis of Systems and Software</u> (**ISPASS**), Raleigh, North Carolina, USA,
April 2023.

[arXiv version]

[Slides (pptx) (pdf)]

TransPimLib Source Code

[Talk Video (17 minutes)]

TransPimLib: Efficient Transcendental Functions for Processing-in-Memory Systems

Maurus Item Geraldo F. Oliveira Juan Gómez-Luna

Yuxin Guo

Mohammad Sadrosadati

Onur Mutlu

ETH Zürich

https://github.com/CMU-SAFARI/transpimlib

Sequence Alignment on Real PIM Systems

 Safaa Diab, Amir Nassereldine, Mohammed Alser, Juan Gómez Luna, Onur Mutlu, and Izzat El Hajj,

"A Framework for High-throughput Sequence Alignment using Real Processing-in-Memory Systems"

Bioinformatics, [published online on] 27 March 2023.

[Online link at Bioinformatics Journal]

[arXiv preprint]

[AiM Source Code]

A Framework for High-throughput Sequence Alignment using Real Processing-in-Memory Systems

```
Safaa Diab <sup>1</sup> Amir Nassereldine <sup>1</sup> Mohammed Alser <sup>2</sup> Juan Gómez Luna <sup>2</sup> Onur Mutlu <sup>2</sup> Izzat El Hajj <sup>1</sup>
```

¹American University of Beirut ²ETH Zürich

https://github.com/CMU-SAFARI/alignment-in-memory







Summary

- Sequence alignment on traditional systems is limited by the memory bandwidth bottleneck
- Processing-in-memory (PIM) overcomes this bottleneck by placing cores near the memory
- Our framework, Alignment-in-Memory (AIM), is a PIM framework that supports multiple alignment algorithms (NW, SWG, GenASM, WFA)
 - □ Implemented on UPMEM, the first real PIM system
- Results show substantial speedups over both CPUs (1.8X-28X) and GPUs (1.2X-2.7X)
- AIM is available at:
 - https://github.com/CMU-SAFARI/alignment-in-memory

Samsung Function-in-Memory DRAM (2021)

Samsung Newsroom

CORPORATE

PRODUCTS

PRESS RESOURCES

VIEWS

ABOUT US



Samsung Develops Industry's First High Bandwidth Memory with Al Processing Power

Korea on February 17, 2021

Audio



Share (5






The new architecture will deliver over twice the system performance and reduce energy consumption by more than 70%

Samsung Electronics, the world leader in advanced memory technology, today announced that it has developed the industry's first High Bandwidth Memory (HBM) integrated with artificial intelligence (AI) processing power — the HBM-PIM The new processing-in-memory (PIM) architecture brings powerful AI computing capabilities inside high-performance memory, to accelerate large-scale processing in data centers, high performance computing (HPC) systems and AI-enabled mobile applications.

Kwangil Park, senior vice president of Memory Product Planning at Samsung Electronics stated, "Our groundbreaking HBM-PIM is the industry's first programmable PIM solution tailored for diverse Al-driven workloads such as HPC, training and inference. We plan to build upon this breakthrough by further collaborating with Al solution providers for even more advanced PIM-powered applications."

FIMDRAM based on HBM2



[3D Chip Structure of HBM with FIMDRAM]

Chip Specification

128DQ / 8CH / 16 banks / BL4

32 PCU blocks (1 FIM block/2 banks)

1.2 TFLOPS (4H)

FP16 ADD / Multiply (MUL) / Multiply-Accumulate (MAC) / Multiply-and- Add (MAD)

ISSCC 2021 / SESSION 25 / DRAM / 25.4


25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon¹, Suk Han Lee¹, Jaehoon Lee¹, Sang-Hyuk Kwon¹, Je Min Ryu1, Jong-Pil Son1, Seongil O1, Hak-Soo Yu1, Haesuk Lee1, Soo Young Kim1, Youngmin Cho1, Jin Guk Kim1, Jongyoon Choi1, Hyun-Sung Shin1, Jin Kim1, BengSeng Phuah1, HyoungMin Kim1, Myeong Jun Song¹, Ahn Choi¹, Daeho Kim¹, SooYoung Kim¹, Eun-Bong Kim¹, David Wang², Shinhaeng Kang¹, Yuhwan Ro³, Seungwoo Seo³, JoonHo Song³, Jaeyoun Youn1, Kyomin Sohn1, Nam Sung Kim1

¹Samsung Electronics, Hwaseong, Korea ²Samsung Electronics, San Jose, CA 3Samsung Electronics, Suwon, Korea

Programmable Computing Unit

- Configuration of PCU block
 - Interface unit to control data flow
 - Execution unit to perform operations
 - Register group
 - 32 entries of CRF for instruction memory
 - 16 GRF for weight and accumulation
 - 16 SRF to store constants for MAC operations



[Block diagram of PCU in FIMDRAM]

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Jee Min Ryu', Jong-Pil Son', Soongil O', Hak-Soo Yi, Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Chol', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Hyoung Alm Choi, Dearbok Kim', Soo'oung Kim', Eun-Bong Kim', Weong Jun Song', Ann Choi', Dearbok Kim', Soo'oung Kim', Eun-Bong Kim', David Wang', Shinhateng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sohn', Nam Sung Kim'

[Available instruction list for FIM operation]

Туре	CMD	Description		
Floating Point	ADD	FP16 addition		
	MUL	FP16 multiplication		
	MAC	FP16 multiply-accumulate		
	MAD	FP16 multiply and add		
Data Path	MOVE	Load or store data		
	FILL	Copy data from bank to GRFs		
	NOP	Do nothing		
Control Path	JUMP	Jump instruction		
	EXIT	Exit instruction		


ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-in-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Let', Jaehoon Let', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongii O', Hak-Soo Yu', Haesuk Let', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Beng-Seng Phuah', HyoungMin Kim', Seng-Nindho Kim', Soo'oung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sonh', Man Sung Kim'

Chip Implementation

- Mixed design methodology to implement FIMDRAM
 - Full-custom + Digital RTL



[Digital RTL design for PCU block]

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications


Young-Cheon Kwon', Suk Han Let', Jaehoon Leel', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Hyong, Jam Choi', Deahok Kim', Soo'qung Kim', Eun-Bong Kim', BengSeng Alm Choi', Deahok Kim', Soo'qung Kim', Eun-Bong Kim', Jawyoun Youn', Kyomin Sohn', Man Sung Kim'

Cell array for bank0	Cell array for bank4	Cell array for bank0	Cell array for bank4	Pseudo	Pseudo
PCU block for bank0 & 1	PCU block for bank4 & 5	PCU block for bank0 & 1	PCU block for bank4 & 5	channel-0	channel-1
Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6	Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6		
PCU block for bank2 & 3	PCU block for bank6 & 7	PCU block for bank2 & 3	PCU block for bank6 & 7		
Cell array for bank3	Cell array for bank7	Cell array for bank3	Cell array for bank7		
		TSV &	Peri C	ontrol Block	
Cell array for bank11	Cell array for bank15	Cell array for bank11	Cell array for bank15		
PCU block for bank10 & 1	PCU block for bank14 & 15	PCU block for bank10 & 11	PCU block for bank14 & 15		
Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13	Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13		
PCU block for bank8 & 9	PCU block for bank12 & 13	PCU block for bank8 & 9	PCU block for bank12 & 13	Pseudo	Pseudo
Cell array for bank8	Cell array for bank12	Cell array for bank8	Cell array for bank12	channel-0	channel-1


Samsung AxDIMM (2021)


- DDRx-PIM
 - DLRM recommendation system





AxDIMM System





SK Hynix Accelerator-in-Memory (2022)



⊕ ENG ∨

INSIGHT

SK hvnix STORY

PRESS CENTER

MULTIMEDIA

Search

Q

SK hynix Develops PIM, Next-Generation AI Accelerator

February 16, 2022







Seoul, February 16, 2022

SK hynix (or "the Company", www.skhynix.com) announced on February 16 that it has developed PIM*, a nextgeneration memory chip with computing capabilities.

*PIM(Processing In Memory): A next-generation technology that provides a solution for data congestion issues for AI and big data by adding computational functions to semiconductor memory

It has been generally accepted that memory chips store data and CPU or GPU, like human brain, process data. SK hynix, following its challenge to such notion and efforts to pursue innovation in the next-generation smart memory, has found a breakthrough solution with the development of the latest technology.

SK hynix plans to showcase its PIM development at the world's most prestigious semiconductor conference, 2022 ISSCC*, in San Francisco at the end of this month. The company expects continued efforts for innovation of this technology to bring the memory-centric computing, in which semiconductor memory plays a central role, a step closer in Paper 11.1. SK Hynix describes an 1ynm, GDDR6-based accelerator-in-memory with a command set for deep-learning operation. The to the reality in devices such as smartphones.

*ISSCC: The International Solid-State Circuits Conference will be held virtually from Feb. 20 to Feb. 24 this year with a theme of "Intelligent Silicon for a Sustainable World"

For the first product that adopts the PIM technology, SK hynix has developed a sample of GDDR6-AiM (Accelerator* in memory). The GDDR6-AiM adds computational functions to GDDR6* memory chips, which process data at 16Gbps. A combination of GDDR6-AiM with CPU or GPU instead of a typical DRAM makes certain computation speed 16 times faster. GDDR6-AiM is widely expected to be adopted for machine learning, high-performance computing, and big data computation and storage




11.1 A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications


Seongju Lee, SK hynix, Icheon, Korea

8Gb design achieves a peak throughput of 1TFLOPS with 1GHz MAC operations and supports major activation functions to improve

SK Hynix Accelerator-in-Memory (2022)




ASPLOS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads



1,146 views Streamed live on Mar 26, 2023 Livestream - Data-Centric Architectures: Fundamentally Improving Performance and Energy (Spring 2023)
ASPLOS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads
https://events.safari.ethz.ch/asplos-...

AliBaba PIM Recommendation System (2022)






Figure 29.1.7: Die micrographs of DRAM die, NE and ME. Detailed specifications of DRAM die and logic die.

29.1 184QPS/W 64Mb/mm² 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System

Dimin Niu¹, Shuangchen Li¹, Yuhao Wang¹, Wei Han¹, Zhe Zhang², Yijin Guan², Tianchan Guan³, Fei Sun¹, Fei Xue¹, Lide Duan¹, Yuanwei Fang¹, Hongzhong Zheng¹, Xiping Jiang⁴, Song Wang⁴, Fengguo Zuo⁴, Yubing Wang⁴, Bing Yu⁴, Qiwei Ren⁴, Yuan Xie¹

Eliminating the Adoption Barriers

Processing-in-Memory in the Real World

DAMOV Analysis Methodology & Workloads

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland
JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland
LOIS OROSA, ETH Zürich, Switzerland
SAUGATA GHOSE, University of Illinois at Urbana-Champaign, USA
NANDITA VIJAYKUMAR, University of Toronto, Canada
IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland
MOHAMMAD SADROSADATI, Institute for Research in Fundamental Sciences (IPM), Iran & ETH
Zürich, Switzerland
ONUR MUTLU, ETH Zürich, Switzerland


Data movement between the CPU and main memory is a first-order obstacle against improving performance, scalability, and energy efficiency in modern systems. Computer systems employ a range of techniques to reduce overheads tied to data movement, spanning from traditional mechanisms (e.g., deep multi-level cache hierarchies, aggressive hardware prefetchers) to emerging techniques such as Near-Data Processing (NDP), where some computation is moved close to memory. Prior NDP works investigate the root causes of data movement bottlenecks using different profiling methodologies and tools. However, there is still a lack of understanding about the key metrics that can identify different data movement bottlenecks and their relation to traditional and emerging data movement mitigation mechanisms. Our goal is to methodically identify potential sources of data movement over a broad set of applications and to comprehensively compare traditional compute-centric data movement mitigation techniques (e.g., caching and prefetching) to more memory-centric techniques (e.g., NDP), thereby developing a rigorous understanding of the best techniques to mitigate each source of data movement.

With this goal in mind, we perform the first large-scale characterization of a wide variety of applications, across a wide range of application domains, to identify fundamental program properties that lead to data movement to/from main memory. We develop the first systematic methodology to classify applications based on the sources contributing to data movement bottlenecks. From our large-scale characterization of 77K functions across 345 applications, we select 144 functions to form the first open-source benchmark suite (DAMOV) for main memory data movement studies. We select a diverse range of functions that (1) represent different types of data movement bottlenecks, and (2) come from a wide range of application domains. Using NDP as a case study, we identify new insights about the different data movement bottlenecks and use these insights to determine the most suitable data movement mitigation mechanism for a particular application. We open-source DAMOV and the complete source code for our new characterization methodology at https://github.com/CMU-SAFARI/DAMOV.

SAFARI

https://arxiv.org/pdf/2105.03725.pdf


When to Employ Near-Data Processing?



- [1] Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing," ISCA, 2015
- [2] Boroumand+, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS, 2018
- [3] Cali+, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis," MICRO, 2020
- [4] Kim+, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies," BMC Genomics, 2018
- [5] Boroumand+, "Polynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Design," arXiv:2103.00798 [cs.AR], 2021
- [6] Fernandez+, "NATSA: A Near-Data Processing Accelerator for Time Series Analysis," ICCD, 2020


Step 1: Application Profiling

- We analyze 345 applications from distinct domains:
- Graph Processing
- Deep Neural Networks
- Physics
- High-Performance Computing
- Genomics
- Machine Learning
- Databases
- Data Reorganization
- Image Processing
- Map-Reduce
- Benchmarking
- Linear Algebra






Step 3: Memory Bottleneck Analysis



DAMOV is Open Source


We open-source our benchmark suite and our toolchain






DAMOV is Open Source

We open-source our benchmark suite and our toolchain




Get DAMOV at:

https://github.com/CMU-SAFARI/DAMOV





More on DAMOV Analysis Methodology & Workloads



More on DAMOV Methods & Benchmarks

 Geraldo F. Oliveira, Juan Gomez-Luna, Lois Orosa, Saugata Ghose, Nandita Vijaykumar, Ivan fernandez, Mohammad Sadrosadati, and Onur Mutlu, "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks"

IEEE Access, 8 September 2021. Preprint in **arXiv**, 8 May 2021.

arXiv preprint

[IEEE Access version]

[DAMOV Suite and Simulator Source Code]

[SAFARI Live Seminar Video (2 hrs 40 mins)]

[Short Talk Video (21 minutes)]

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland
JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland
LOIS OROSA, ETH Zürich, Switzerland
SAUGATA GHOSE, University of Illinois at Urbana-Champaign, USA
NANDITA VIJAYKUMAR, University of Toronto, Canada
IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland
MOHAMMAD SADROSADATI, ETH Zürich, Switzerland
ONUR MUTLU, ETH Zürich, Switzerland

Challenge and Opportunity for Future

Fundamentally **Energy-Efficient** (Data-Centric) Computing Architectures

Challenge and Opportunity for Future

Fundamentally High-Performance (Data-Centric) Computing Architectures

Challenge and Opportunity for Future

Computing Architectures with Minimal Data Movement

Concluding Remarks

Concluding Remarks

- We must design systems to be balanced, high-performance, energy-efficient (all at the same time) → intelligent systems
 - Data-centric, data-driven, data-aware
- Enable computation capability inside and close to memory
- This can
 - Lead to orders-of-magnitude improvements
 - Enable new applications & computing platforms
 - Enable better understanding of nature
- Future of truly memory-centric computing is bright
 - We need to do research & design across the computing stack

Fundamentally Better Architectures

Data-centric


Data-driven

Data-aware





We Need to Revisit the Entire Stack



We can get there step by step

We Need to Exploit Good Principles

- Data-centric system design
- All components intelligent
- Better (cross-layer) communication, better interfaces
- Better-than-worst-case design
- Heterogeneity
- Flexibility, adaptability

Open minds

A Blueprint for Fundamentally Better Architectures

Onur Mutlu,

"Intelligent Architectures for Intelligent Computing Systems"

Invited Paper in Proceedings of the <u>Design, Automation, and Test in</u> <u>Europe Conference</u> (**DATE**), Virtual, February 2021.

[Slides (pptx) (pdf)]

[IEDM Tutorial Slides (pptx) (pdf)]

[Short DATE Talk Video (11 minutes)]

[Longer IEDM Tutorial Video (1 hr 51 minutes)]

Intelligent Architectures for Intelligent Computing Systems

Onur Mutlu ETH Zurich omutlu@gmail.com

Funding Acknowledgments

- Alibaba, AMD, ASML, Google, Facebook, Hi-Silicon, HP Labs, Huawei, IBM, Intel, Microsoft, Nvidia, Oracle, Qualcomm, Rambus, Samsung, Seagate, VMware, Xilinx
- NSF
- NIH
- GSRC
- SRC
- CyLab
- EFCL
- SNSF

Thank you!

Acknowledgments



Think BIG, Aim HIGH!

https://safari.ethz.ch

Onur Mutlu's SAFARI Research Group

Computer architecture, HW/SW, systems, bioinformatics, security, memory

https://safari.ethz.ch/safari-newsletter-january-2021/



Think BIG, Aim HIGH!

SAFARI

https://safari.ethz.ch

SAFARI Newsletter December 2021 Edition

https://safari.ethz.ch/safari-newsletter-december-2021/



Think Big, Aim High





View in your browser December 2021



SAFARI Newsletter June 2023 Edition

https://safari.ethz.ch/safari-newsletter-june-2023/



Think Big, Aim High





June 2023



SAFARI Introduction & Research

Computer architecture, HW/SW, systems, bioinformatics, security, memory



Seminar in Computer Architecture - Lecture 5: Potpourri of Research Topics (Spring 2023)













SAFARI

https://www.youtube.com/watch?v=mV2OuB2djEs

Referenced Papers, Talks, Artifacts


All are available at

https://people.inf.ethz.ch/omutlu/projects.htm

https://www.youtube.com/onurmutlulectures

https://github.com/CMU-SAFARI/

Open Source Tools: SAFARI GitHub




Special Research Sessions & Courses

Special Session at ISVLSI 2022: 9 cutting-edge talks



Special Research Sessions & Courses (II)

Special Session at ISVLSI 2022: 9 cutting-edge talks



Fall 2021 Edition:

https://safari.ethz.ch/architecture/fall2021/doku.php?id=schedule

Fall 2020 Edition:

https://safari.ethz.ch/architecture/fall2020/doku. php?id=schedule

Youtube Livestream (2021):

https://www.youtube.com/watch?v=4yfkM_5EFg o&list=PL5Q2soXY2Zi-Mnk1PxjEIG32HAGILkTOF

Youtube Livestream (2020):

https://www.youtube.com/watch?v=c3mPdZA-Fmc&list=PL5Q2soXY2Zi9xidyIqBxUz7xRPS-wisBN

Master's level course

- Taken by Bachelor's/Masters/PhD students
- Cutting-edge research topics + fundamentals in Computer Architecture
- 5 Simulator-based Lab Assignments
- Potential research exploration
- Many research readings

Computer Architecture - Fall 2021

Trace: • readings • start • schedule

Home

Announcements

Materials


- Lectures/Schedule
- Lecture Buzzwords
- Readings
 HWs
- Labs
- Related Courses

_

- Computer Architecture FS20
- Computer Architecture FS20
 Lecture Videos
- Digitaltechnik SS21: Course
- Digitaltechnik SS21: Lecture
- Videos

 Moodle
- Moddle
- Verilog Practice Website (HDLBits)

Lecture Video Playlist on YouTube



schedule

Recorded Lecture Playlist



Fall 2021 Lectures & Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
W1	30.09 Thu.	You tive	L1: Introduction and Basics	Required Mentioned	Lab 1 Out	HW 0 Out
	01.10 Fri.	You Tube Live	L2: Trends, Tradeoffs and Design Fundamentals (m)(PDF) (PPT)	Required Mentioned		
W2	07.10 Thu.	You Tube Live	L3a: Memory Systems: Challenges and Opportunities	Described Suggested		HW 1 Out
			L3b: Course Info & Logistics (PDF) (PPT) L3c: Memory Performance Attacks	Described		
			(PDF) (PPT)	Suggested		
	08.10 Fri.	You Tube Live	L4a: Memory Performance Attacks	Described Suggested	Lab 2 Out	
			L4b: Data Retention and Memory Refresh (PDF) (PPT)	Described Suggested		
			L4c: RowHammer (PDF) (PPT)	Described Suggested		

https://www.youtube.com/onurmutlulectures

DDCA (Spring 2022)

Spring 2022 Edition:

https://safari.ethz.ch/digitaltechnik/spring2022/do ku.php?id=schedule

Spring 2021 Edition:

https://safari.ethz.ch/digitaltechnik/spring2021/do ku.php?id=schedule

Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=cpXdE3HwvK 0&list=PL5O2soXY2Zi97Ya5DEUpMpO2bbAoaG7c6

Youtube Livestream (Spring 2021):

https://www.youtube.com/watch?v=LbC0EZY8yw 4&list=PL5O2soXY2Zi uei3aY39YB5pfW4SJ7LIN

Bachelor's course

- 2nd semester at ETH Zurich
- Rigorous introduction into "How Computers Work"
- Digital Design/Logic
- Computer Architecture
- 10 FPGA Lab Assignments




- Lectures/Schedule Lecture Buzzwords
- Readings
- Ontional HWs
- Extra Assignments
- Exams Technical Docs

- Computer Architecture (CMU)
- SS15: Lecture Videos Computer Architecture (CMU)
- SS15: Course Website
- Digitaltechnik SS18: Lecture
- Digitaltechnik SS18: Course
- Digitaltechnik SS19: Lecture Digitaltechnik SS19: Course
- Digitaltechnik SS20: Lecture
- Digitaltechnik SS20: Course Website
- Moodle Moodle


Lecture Video Playlist on YouTube

Livestream Lecture Playlist



Recent Changes Media Manager Siter

Recorded Lecture Playlist




Spring 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
W1	25.02 Thu.	You Tube Live	L1: Introduction and Basics	Required Suggested Mentioned		
	26.02 Fri.	You Tube Live	L2a: Tradeoffs, Metrics, Mindset	Required		
			L2b: Mysteries in Computer Architecture	Required Mentioned		
W2	04.03 Thu.	You Tube Live	L3a: Mysteries in Computer Architecture II	Required Suggested Mentioned		

https://www.youtube.com/onurmutlulectures

Processing-in-Memory Course (Fall 2022)

Short weekly lectures



https://safari.ethz.ch/projects and seminars/fall2022/

doku.php?id=processing in memory

https://youtube.com/playlist?list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

Onur Mutlu Lactures + 367 views + 1 month and



PIM Course (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022 /doku.php?id=processing in memory

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2 022/doku.php?id=processing in memory

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=QLL0wQ9I4Dw& list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=9e4Chnwdovo&li st=PL5Q2soXY2Zi-841fUYYUK9EsXKhQKRPyX

Project course

- Taken by Bachelor's/Master's students
- Processing-in-Memory lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures






Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	10.03 Thu.	You Live	M1: P&S PIM Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	15.03 Tue.		Hands-on Project Proposals		
	17.03 Thu.	You Premiere	M2: Real-world PIM: UPMEM PIM @(PDF) @(PPT)		
W3	24.03 Thu.	You the Live	M3: Real-world PIM: Microbenchmarking of UPMEM PIM am (PDF) am (PPT)		
W4	31.03 Thu.	You libe Live	M4: Real-world PIM: Samsung HBM-PIM (PDF) (PPT)		
W5	07.04 Thu.	You the Live	M5: How to Evaluate Data Movement Bottlenecks (PDF) (PPT)		
W6	14.04 Thu.	You Live	M6: Real-world PIM: SK Hynix AiM		
W7	21.04 Thu.	You Premiere	M7: Programming PIM Architectures (m) (PDF) (m) (PPT)		
W8	28.04 Thu.	You table Premiere	M8: Benchmarking and Workload Suitability on PIM (PDF) (PDF) (PPT)		
W9	05.05 Thu.	You Premiere	M9: Real-world PIM: Samsung AxDIMM (PDF) (PPT)		
W10	12.05 Thu.	You Premiere	M10: Real-world PIM: Alibaba HB- PNM (PDF) am (PPT)		
W11	19.05 Thu.	You Live	M11: SpMV on a Real PIM Architecture (CDF) (PDF) (PPT)		
W12	26.05 Thu.	You be Live	M12: End-to-End Framework for Processing-using-Memory (m) (PDF) (m) (PPT)		
W13	02.06 Thu.	You Live	M13: Bit-Serial SIMD Processing using DRAM (PDF) (PDF) (PPT)		
W14	09.06 Thu.	You tobe Live	M14: Analyzing and Mitigating ML Inference Bottlenecks (m) (PDF) (m) (PPT)		
W15	15.06 Thu.	You Live	M15: In-Memory HTAP Databases with HW/SW Co-design (PDF) (PPT)		
W16	23.06 Thu.	You Live	M16: In-Storage Processing for Genome Analysis (PDF) (PPT)		
W17	18.07 Mon.	You Premiere	M17: How to Enable the Adoption of PIM?		
W18	09.08 Tue.	You Premiere	SS1: ISVLSI 2022 Special Session on PIM (PDF & PPT)		

Real PIM Tutorials [ISCA'23, ASPLOS'23, HPCA'23]

June 18: Lectures + Hands-on labs + Invited talks




https://events.safari.ethz.ch/isca-pim-tutorial/

Real PIM Tutorial [ASPLOS 2023]

March 26: Lectures + Hands-on labs + Invited talks





Time	Speaker	TITLE	waterials
9:00am- 10:20am	Prof. Onur Mutlu	Memory-Centric Computing	P (PDF)
10:40am- 12:00pm	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	♪(PDF) P(PPT)
1:40pm- 2:20pm	Prof. Alexandra (Sasha) Fedorova (UBC)	Processing in Memory in the Wild	P (PDF)
2:20pm- 3:20pm	Dr. Juan Gómez Luna & Ataberk Olgun	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P(PDF) P(PPT) P(PPT)
3:40pm- 4:10pm	Dr. Juan Gómez Luna	Adoption issues: How to enable PIM? Accelerating Modern Workloads on a General-purpose PIM System	P(PDF) (PDF) (PDF) (PPT)
4:10pm- 4:50pm	Dr. Yongkee Kwon & Eddy (Chanwook) Park (SK Hynix)	System Architecture and Software Stack for GDDR6-AiM	▶(PDF) P (PPT)
4:50pm-	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real	(Handout)

Processing-in-Memory Architecture

5:00pm

https://www.youtube.com/watch?v=oYCaLcT0Kmo

Onur Mutlu Lectures

://events.safari.ethz.ch/aspla

32.1K subscribers

Motoriala

(PDF)

P (PPT)

↑ Subscribed ∨


OS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads

views Streamed 7 days ago Livestream - Data-Centric Architectures: Fundamentally Improving Performance and Energy (Spring 2023)


https://events.safari.ethz.ch/ asplos-pim-tutorial/

Real PIM Tutorial [HPCA 2023]

February 26: Lectures + Hands-on labs + Invited Talks



Time	Speaker	Title	Materials
8:00am- 8:40am	Prof. Onur Mutlu	Onur Mutlu Memory-Centric Computing	
8:40am- 10:00am	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	▶(PDF) P (PPT)
10:20am- 11:00am	Dr. Dimin Niu	A 3D Logic-to-DRAM Hybrid Bonding Process-Near-Memory Chip for Recommendation	on System
11:00am- 11:40am	Dr. Christina SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing- In-Memory Architectures		▶(PDF) P (PPT)
1:30pm- 2:10pm	Dr. Juan Gómez Luna	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P (PDF)
2:10pm- 2:50pm	Dr. Manuel Le Gallo	Deep Learning Inference Using Computational Phase-Change Memory	
2:50pm- 3:30pm			▶(PDF) P (PPT)
3:40pm- 5:40pm	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real Processing-in-Memory Architecture	☐ (Handout) ☐ (PDF) ☐ (PPT)



https://www.youtube.com/
watch?v=f5-nT1tbz5w

https://events.safari.ethz.ch/ real-pim-tutorial/

SSD Course (Spring 2023)

Spring 2023 Edition:

 https://safari.ethz.ch/projects and seminars/spring2023/ doku.php?id=modern ssds

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=modern_ssds

Youtube Livestream (Spring 2023):


https://www.youtube.com/watch?v=4VTwOMmsnJY&list =PL5Q2soXY2Zi 8qOM5Icpp8hB2SHtm4z57&pp=iAQB

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=hqLrd-Uj0aU&list=PL5Q2soXY2Zi9BJhenUq4JI5bwhAMpAp13&p p=iAOB

Project course

- Taken by Bachelor's/Master's students
- SSD Basics and Advanced Topics
- Hands-on research exploration
- Many research readings



Fall 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	06.10		M1: P&S Course Presentation	Required Recommended	
W2	12.10	You Title Live	M2: Basics of NAND Flash- Based SSDs	Required Recommended	
W3	19.10	You Time Live	M3: NAND Flash Read/Write Operations cm PDF mp PPT	Required Recommended	
W4	26.10	You Ture Live	M4: Processing inside NAND Flash maPDF maPPT	Required Recommended	
W5	02.11	You Title Live	M5: Advanced NAND Flash Commands & Mapping	Required Recommended	
W6	09.11	You Tibe Live	M6: Processing inside Storage	Required Recommended	
W7	23.11	You Time Live	M7: Address Mapping & Garbage Collection	Required Recommended	
W8	30.11	You Time Live	M8: Introduction to MQSim	Required Recommended	
W9	14.12	You Time Live	M9: Fine-Grained Mapping and Multi-Plane Operation-Aware Block Management	Required Recommended	
W10	04.01.2023	You Tibe Premiere	M10a: NAND Flash Basics	Required Recommended	
			M10b: Reducing Solid-State Drive Read Latency by Optimizing Read-Retry and PDF and PPT and Paper	Required Recommended	
			M10c: Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash- Based Storage Systems PDF pp PPT pp Paper	Required Recommended	
			M10d: DeepSketch: A New Machine Learning-Based Reference Search Technique for Post-Deduplication Delta Compression mPDF mPPT mPPage	Required Recommended	
W11	11.01	You Tive	M11: FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives mPDF imPPT	Required	
W12	25.01	You Time Premiere	M12: Flash Memory and Solid- State Drives	Recommended	

https://www.youtube.com/onurmutlulectures

Genomics Course (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=bioinformatics

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=bioinformatics

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=nA41964-9r8&list=PL5Q2soXY2Zi8tFlQvdxOdizD_EhVAMVQV

Youtube Livestream (Spring 2022):


https://www.youtube.com/watch?v=DEL_5A_Y3TI&list= PL5Q2soXY2Zi8NrPDqOR1yRU_Cxxjw-u18

Project course

- Taken by Bachelor's/Master's students
- Genomics lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





Spring 2022 Meetings/Schedule

		10 410 10 - 101004 10 11000		
Week	Date	Livestream	Meeting	Learning Materials
W1	11.3 Fri.	You Tube Live	M1: P&S Accelerating Genomics Course Introduction & Project Proposals (PDF) (PPT)	Required Materials Recommended Materials
W2	18.3 Fri.	You Tube Live	M2: Introduction to Sequencing (PDF) (PPT)	
W3	25.3 Fri.	You Tube Premiere	M3: Read Mapping (PDF) (PPT)	
W4	01.04 Fri.	You Tube Premiere	M4: GateKeeper (PDF) (PPT)	
W5	08.04 Fri.	You Tube Premiere	M5: MAGNET & Shouji (PDF) (PPT)	
W6	15.4 Fri.	You Tube Premiere	M6: SneakySnake	
W7	29.4 Fri.	You Tube Premiere	M7: GenStore (PDF) (PPT)	
W8	06.05 Fri.	You Tube Premiere	M8: GRIM-Filter (PDF) (PPT)	
W9	13.05 Fri.	You Tube Premiere	M9: Genome Assembly (PDF) (PPT)	
W10	20.05 Fri.	You Tube Live	M10: Genomic Data Sharing Under Differential Privacy (PDF) (PPT)	
W11	10.06 Fri.	You Tube Premiere	M11: Accelerating Genome Sequence Analysis (PDF) (PPT)	

Hetero. Systems (Spring'22)

Spring 2022 Edition:

https://safari.ethz.ch/projects and semi nars/spring2022/doku.php?id=heterogen eous systems


Youtube Livestream:

https://www.youtube.com/watch?v=oFO 5fTrgFIY&list=PL5Q2soXY2Zi9XrgXR38IM FTjmY6h7Gzm

Project course

- Taken by Bachelor's/Master's students
- GPU and Parallelism lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures



Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	15.03 Tue.	You Tube Premiere	M1: P&S Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	22.03 Tue.	You Tube Premiere	M2: SIMD Processing and GPUs (PDF) (PPT)		
W3	29.03 Tue.	You Tube Premiere	M3: GPU Software Hierarchy (PDF) (PPT)		
W4	05.04 Tue.	You Tube Premiere	M4: GPU Memory Hierarchy (PDF) (PPT)		
W5	12.04 Tue.	You Tube Premiere	M5: GPU Performance Considerations (PDF) (PPT)		
W6	19.04 Tue.	You Tube Premiere	M6: Parallel Patterns: Reduction (PDF) (PPT)		
W7	26.04 Tue.	You Tube Premiere	M7: Parallel Patterns: Histogram (PDF) (PPT)		
W8	03.05 Tue.	You Tube Premiere	M8: Parallel Patterns: Convolution (PDF) (PPT)		
W9	10.05 Tue.	You Tube Premiere	M9: Parallel Patterns: Prefix Sum (Scan) (CPPT)		
W10	17.05 Tue.	You Tube Premiere	M10: Parallel Patterns: Sparse Matrices (PDF) (PPT)		
W11	24.05 Tue.	You Tube Premiere	M11: Parallel Patterns: Graph Search (PDF) (PPT)		
W12	01.06 Wed.	You Tube Premiere	M12: Parallel Patterns: Merge Sort (PPT) (PPT)		
W13	07.06 Tue.	You Tube Premiere	M13: Dynamic Parallelism (PDF) im (PPT)		
W14	15.06 Wed.	You Tube Premiere	M14: Collaborative Computing (PDF) (PPT)		
W15	24.06 Fri.	You Tube Premiere	M15: GPU Acceleration of Genome Sequence Alignment (PDF) (PPT)		
W16	14.07 Thu.	You Tube Premiere	M16: Accelerating Agent-based Simulations (PDF) (ODP)		

HW/SW Co-Design (Spring 2022)

Spring 2022 Edition:

https://safari.ethz.ch/projects and semi nars/spring2022/doku.php?id=hw sw co design


Youtube Livestream:


https://youtube.com/playlist?list=PL5Q2s oXY2Zi8nH7un3qhD2nutKWWDk-NK

Project course

- Taken by Bachelor's/Master's students
- HW/SW co-design lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Materials	Assignments
W0	16.03	You Tube Live	Intro to HW/SW Co-Design (PPTX) (PDF)	Required	HW 0 Out
W1	23.03		Project selection	Required	
W2	30.03	You Tube Live	Virtual Memory (I) (PPTX) (PDF)		
W3	13.04	You Tube Live	Virtual Memory (II) (PPTX) (PDF)		

RowHammer & DRAM Exploration (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2 022/doku.php?id=softmc

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=softmc

Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=r5QxuoJWttg &list=PL5Q2soXY2Zi 1trfCckr6PTN8WR72icUO

Bachelor's course

- Elective at ETH Zurich
- Introduction to DRAM organization & operation
- Tutorial on using FPGA-based infrastructure
- Verilog & C++
- Potential research exploration

Lecture Video Playlist on YouTube



2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W0	23.02 Wed.	You Tube Video	P&S SoftMC Tutorial	SoftMC Tutorial Slides (PDF) (PPT)	
W1	08.03 Tue.	You Tube Video	M1: Logistics & Intro to DRAM and SoftMC	Required Materials Recommended Materials	HW0
W2	15.03 Tue.	You Tube Video	M2: Revisiting RowHammer (PDF) (PPT)	(Paper PDF)	
W3	22.03 Tue.	YouTube Video	M3: Uncovering in-DRAM TRR & TRRespass (PPT) (PPT)		
W4	29.03 Tue.	You Tube Video	M4: Deeper Look Into RowHammer's Sensitivities (PDF) (PPT)		
W5	05.04 Tue.	You Tube Video	M5: QUAC-TRNG (PDF) (PPT)		
W6	12.04 Tue.	You Tube Video	M6: PiDRAM (PDF) (PPT)		

https://www.youtube.com/onurmutlulectures

Exploration of Emerging Memory Systems (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2 022/doku.php?id=ramulator

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=ramulator


Youtube Livestream (Spring 2022):

 https://www.youtube.com/watch?v=aM- | IIXRQd3s&list=PL5Q2soXY2Zi TlmLGw Z8hBo292 | 5ZApqV

Bachelor's course

- Elective at ETH Zurich
- Introduction to memory system simulation
- Tutorial on using Ramulator
- □ C++
- Potential research exploration

Lecture Video Playlist on YouTube



2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	09.03 Wed.	You Tube Video	M1: Logistics & Intro to Simulating Memory Systems Using Ramulator (PDF) (PPT)		HW0
W2	16.03 Fri.	You Tube Video	M2: Tutorial on Using Ramulator (PDF) (PDF)		
W3	25.02 Fri.	You Tube Video	M3: BlockHammer (PDF) (PDF)		
W4	01.04 Fri.	You Tube Video	M4: CLR-DRAM (PDF) (PPT)		
W5	08.04 Fri.	You Tube Video	M5: SIMDRAM (PDF) (PPT)		
W6	29.04 Fri.	You Tube Video	M6: DAMOV (PDF) = (PPT)		
W7	06.05 Fri.	You Tube Video	M7: Syncron (PDF) (PPT)		

https://www.youtube.com/onurmutlulectures

Memory-Centric Computing

Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

9 July 2023

IMACAW Keynote Talk @ DAC





Carnegie Mellon

Backup Slides

SAFARI PhD and Post-Doc Alumni

https://safari.ethz.ch/safari-alumni/

- Hasan Hassan (Rivos), EDAA Outstanding Dissertation Award 2023; S&P 2020 Best Paper Award, 2020 Pwnie Award, IEEE Micro TP HM 2020
- Christina Giannoula (Univ. of Toronto)
- Minesh Patel (ETH Zurich), DSN Carter Award for Best Thesis 2022; ETH Medal 2023; MICRO'20 & DSN'20 Best Paper Awards; ISCA HoF 2021
- Damla Senol Cali (Bionano Genomics), SRC TECHCON 2019 Best Student Presentation Award; RECOMB-Seq 2018 Best Poster Award
- Nastaran Hajinazar (Intel)
- Gagandeep Singh (AMD/Xilinx), FPL 2020 Best Paper Award Finalist
- Amirali Boroumand (Stanford Univ → Google), SRC TECHCON 2018 Best Presentation Award
- Jeremie Kim (Apple), EDAA Outstanding Dissertation Award 2020; IEEE Micro Top Picks 2019; ISCA/MICRO HoF 2021
- Nandita Vijaykumar (Univ. of Toronto, Assistant Professor), ISCA Hall of Fame 2021
- Kevin Hsieh (Microsoft Research, Senior Researcher)
- Justin Meza (Facebook), HiPEAC 2015 Best Student Presentation Award; ICCD 2012 Best Paper Award
- Mohammed Alser (ETH Zurich), IEEE Turkey Best PhD Thesis Award 2018
- Yixin Luo (Google), HPCA 2015 Best Paper Session
- Kevin Chang (Facebook), SRC TECHCON 2016 Best Student Presentation Award
- Rachata Ausavarungnirun (KMUNTB, Assistant Professor), NOCS 2015 and NOCS 2012 Best Paper Award Finalist
- Gennady Pekhimenko (Univ. of Toronto, Assistant Professor), ISCA Hall of Fame 2021; ASPLOS 2015 SRC Winner
- Vivek Seshadri (Microsoft Research)
- Donghyuk Lee (NVIDIA Research, Senior Researcher), HPCA Hall of Fame 2018
- Yoongu Kim (Software Robotics → Google), TCAD'19 Top Pick Award; IEEE Micro Top Picks'10; HPCA'10 Best Paper Session
- Lavanya Subramanian (Intel Labs → Facebook)
- Samira Khan (Univ. of Virginia, Assistant Professor), HPCA 2014 Best Paper Session
- Saugata Ghose (Univ. of Illinois, Assistant Professor), DFRWS-EU 2017 Best Paper Award
- Jawad Haj-Yahya (Huawei Research Zurich, Principal Researcher)
- Lois Orosa (Galicia Supercomputing Center, Director)
- Jisung Park (POSTECH, Assistant Professor)
- Gagandeep Singh (AMD/Xilinx, Researcher)

You Can Join Us!

https://safari.ethz.ch/apply/

SAFARI Researcher Applications

Sign in

This is the application submission site to be considered for being a researcher in the <u>SAFARI Research Group</u>, directed by <u>Professor Onur Mutlu</u> (<u>Publications and Teaching</u>).

If you are interested in doing research in the <u>SAFARI Research Group</u>, please make sure you apply through this submissions site and supply as many of the requested documents and information as possible. Please read and follow the provided instructions and submit as complete an application as possible (given the position you are applying for).

We suggest studying the following materials before submission:

SAFARI Publications and Courses

Onur Mutlu's Online Lectures and Course Materials

We strongly recommend that you read and analyze critically as many recent papers from our group as possible. This is the best way to prepare for the application process. Our recommendation is that you use professor Mutlu's methodology for critically analyzing papers.

Guide On Reviewing Papers

Good luck!

Welcome to the SAFARI at ETH Zurich -- PhD, Postdoc, Internship, Visiting Researcher Applications (SAFARI Researcher Applications) submissions site.

Data-Driven (Self-Optimizing) Architectures

System Architecture Design Today

- Human-driven
 - Humans design the policies (how to do things)
- Many (too) simple, short-sighted policies all over the system
- No automatic data-driven policy learning
- (Almost) no learning: cannot take lessons from past actions

Can we design fundamentally intelligent architectures?

An Intelligent Architecture

- Data-driven
 - Machine learns the "best" policies (how to do things)
- Sophisticated, workload-driven, changing, far-sighted policies
- Automatic data-driven policy learning
- All controllers are intelligent data-driven agents

We need to rethink design (of all controllers)

Self-Optimizing Memory Controllers

Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana,
 "Self Optimizing Memory Controllers: A Reinforcement Learning Approach"

Proceedings of the <u>35th International Symposium on Computer Architecture</u> (**ISCA**), pages 39-50, Beijing, China, June 2008.

Selected to the ISCA-50 25-Year Retrospective Issue covering 1996-2020 in 2023 (Retrospective (pdf) Full Issue).

Self-Optimizing Memory Controllers: A Reinforcement Learning Approach

Engin İpek^{1,2} Onur Mutlu² José F. Martínez¹ Rich Caruana¹

¹Cornell University, Ithaca, NY 14850 USA

² Microsoft Research, Redmond, WA 98052 USA

Self-Optimizing Memory Prefetchers

Rahul Bera, Konstantinos Kanellopoulos, Anant Nori, Taha Shahroodi, Sreenivas Subramoney, and Onur Mutlu, "Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning" Proceedings of the <u>54th International Symposium on Microarchitecture</u> (**MICRO**), Virtual, October 2021.

[Slides (pptx) (pdf)]

[Short Talk Slides (pptx) (pdf)]

[Lightning Talk Slides (pptx) (pdf)]

[Talk Video (20 minutes)]

[Lightning Talk Video (1.5 minutes)]

[Pythia Source Code (Officially Artifact Evaluated with All Badges)]

[arXiv version]

Officially artifact evaluated as available, reusable and reproducible.



Pythia: A Customizable Hardware Prefetching Framework **Using Online Reinforcement Learning**

Rahul Bera¹ Konstantinos Kanellopoulos¹ Anant V. Nori² Taha Shahroodi^{3,1}

Sreenivas Subramoney² Onur Mutlu¹

³TU Delft ¹ETH Zürich ²Processor Architecture Research Labs, Intel Labs

Learning-Based Off-Chip Load Predictors

 Rahul Bera, Konstantinos Kanellopoulos, Shankar Balachandran, David Novo, Ataberk Olgun, Mohammad Sadrosadati, and Onur Mutlu,

<u>"Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction"</u>

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Talk Video (12 minutes)]

[Lecture Video (25 minutes)]

arXiv version

Source Code (Officially Artifact Evaluated with All Badges)

Officially artifact evaluated as available, reusable and reproducible. Best paper award at MICRO 2022.







Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction

Rahul Bera¹ Konstantinos Kanellopoulos¹ Shankar Balachandran² David Novo³ Ataberk Olgun¹ Mohammad Sadrosadati¹ Onur Mutlu¹

¹ETH Zürich ²Intel Processor Architecture Research Lab ³LIRMM, Univ. Montpellier, CNRS

https://arxiv.org/pdf/2209.00188.pdf

Self-Optimizing Hybrid SSD Controllers

Gagandeep Singh, Rakesh Nadig, Jisung Park, Rahul Bera, Nastaran Hajinazar, David Novo, Juan Gomez-Luna, Sander Stuijk, Henk Corporaal, and Onur Mutlu, "Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning"

Proceedings of the <u>49th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), New York, June 2022.

[Slides (pptx) (pdf)]

arXiv version

[Sibyl Source Code]

[Talk Video (16 minutes)]

Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning

Gagandeep Singh 1 Rakesh Nadig 1 Jisung Park 1 Rahul Bera 1 Nastaran Hajinazar 1 David Novo 3 Juan Gómez-Luna 1 Sander Stuijk 2 Henk Corporaal 2 Onur Mutlu 1

¹ETH Zürich ²Eindhoven University of Technology

³LIRMM, Univ. Montpellier, CNRS

Challenge and Opportunity for Future

Data-Driven (Self-Optimizing) Computing Architectures


Data-Characteristic-Aware Architectures

Data-Aware Architectures

- A data-aware architecture understands what it can do with and to each piece of data
- It makes use of different properties of data to improve performance, efficiency and other metrics
 - Compressibility
 - Approximability
 - Locality
 - Sparsity
 - Criticality for Computation X
 - Access Semantics
 - **...**

One Problem: Limited Expressiveness

Higher-level information is not visible to HW



101010011...

Memory Addresses


A Solution: More Expressive Interfaces
















ISA Virtual Memory Higher-level Program Semantics

Expressive Memory "XMem"

Hardware







Expressive (Memory) Interfaces

 Nandita Vijaykumar, Abhilasha Jain, Diptesh Majumdar, Kevin Hsieh, Gennady Pekhimenko, Eiman Ebrahimi, Nastaran Hajinazar, Phillip B. Gibbons and Onur Mutlu, "A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory"

Proceedings of the <u>45th International Symposium on Computer Architecture</u> (**ISCA**), Los Angeles, CA, USA, June 2018.

[Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [Lightning Talk Video]

A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory

Nandita Vijaykumar^{†§} Abhilasha Jain[†] Diptesh Majumdar[†] Kevin Hsieh[†] Gennady Pekhimenko[‡] Eiman Ebrahimi^ℵ Nastaran Hajinazar[‡] Phillip B. Gibbons[†] Onur Mutlu^{§†}

Expressive (Memory) Interfaces for GPUs

Nandita Vijaykumar, Eiman Ebrahimi, Kevin Hsieh, Phillip B. Gibbons and Onur Mutlu,
 "The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express
 Data Locality in GPUs"

Proceedings of the <u>45th International Symposium on Computer Architecture</u> (**ISCA**), Los Angeles, CA, USA, June 2018.

[Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [Lightning Talk Video]

The Locality Descriptor:

A Holistic Cross-Layer Abstraction to Express Data Locality in GPUs

```
Nandita Vijaykumar<sup>†§</sup> Eiman Ebrahimi<sup>‡</sup> Kevin Hsieh<sup>†</sup> Phillip B. Gibbons<sup>†</sup> Onur Mutlu<sup>§†</sup>
```

[†]Carnegie Mellon University [‡]NVIDIA [§]ETH Zürich

Open-Source Frameworks for Data-Aware Systems

 Nandita Vijaykumar, Ataberk Olgun, Konstantinos Kanellopoulos, F. Nisa Bostanci, Hasan Hassan, Mehrshad Lotfi, Phillip B. Gibbons, and Onur Mutlu,

"MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations"

ACM Transactions on Architecture and Code Optimization (TACO), June 2022.

[arXiv version]

Presented at the 18th HiPEAC Conference, Toulouse, France, January 2023.

[Slides (pptx) (pdf)]

[Preliminary Talk Video (14 minutes)]

[SAFARI Live Seminar Video (1 hour 26 minutes)]

[MetaSys Source Code]

Best paper award at HiPEAC 2023.

MetaSys: A Practical Open-Source Metadata Management System to Implement and Evaluate Cross-Layer Optimizations

Nandita Vijaykumar * Ataberk Olgun § Konstantinos Kanellopoulos § Hasan Hassan § Mehrshad Lotfi § Phillip B. Gibbons † Onur Mutlu §

*University of Toronto §ETH Zürich †Carnegie Mellon University

Heterogeneous-Reliability Memory

Yixin Luo, Sriram Govindan, Bikash Sharma, Mark Santaniello, Justin Meza, Aman Kansal, Jie Liu, Badriddine Khessib, Kushagra Vaid, and Onur Mutlu, "Characterizing Application Memory Error Vulnerability to Optimize Data Center Cost via Heterogeneous-Reliability Memory"

Proceedings of the 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), Atlanta, GA, June 2014. [Summary]

[Slides (pptx) (pdf)] [Coverage on ZDNet]

Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory

Yixin Luo Sriram Govindan* Bikash Sharma* Mark Santaniello* Justin Meza Aman Kansal* Jie Liu* Badriddine Khessib* Kushagra Vaid* Onur Mutlu Carnegie Mellon University, yixinluo@cs.cmu.edu, {meza, onur}@cmu.edu
*Microsoft Corporation, {srgovin, bsharma, marksan, kansal, jie.liu, bkhessib, kvaid}@microsoft.com

322

EDEN: Data-Aware Efficient DNN Inference

 Skanda Koppula, Lois Orosa, A. Giray Yaglikci, Roknoddin Azizi, Taha Shahroodi, Konstantinos Kanellopoulos, and Onur Mutlu,

<u>"EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM"</u>

Proceedings of the <u>52nd International Symposium on Microarchitecture</u> (**MICRO**), Columbus, OH, USA, October 2019.

[Slides (pptx) (pdf)]

[Lightning Talk Slides (pptx) (pdf)]

[Poster (pptx) (pdf)]

[Lightning Talk Video (90 seconds)]

[Full Talk Lecture (38 minutes)]

EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM

Skanda Koppula Lois Orosa A. Giray Yağlıkçı Roknoddin Azizi Taha Shahroodi Konstantinos Kanellopoulos Onur Mutlu ETH Zürich

SMASH: SW/HW Indexing Acceleration

Konstantinos Kanellopoulos, Nandita Vijaykumar, Christina Giannoula, Roknoddin Azizi, Skanda Koppula, Nika Mansouri Ghiasi, Taha Shahroodi, Juan Gomez-Luna, and Onur Mutlu,

"SMASH: Co-designing Software Compression and Hardware-<u>Accelerated Indexing for Efficient Sparse Matrix Operations</u>

Proceedings of the <u>52nd International Symposium on</u>

Microarchitecture (MICRO), Columbus, OH, USA, October 2019.

[Slides (pptx) (pdf)]

[Lightning Talk Slides (pptx) (pdf)]

[Poster (pptx) (pdf)]

[Lightning Talk Video (90 seconds)]

[Full Talk Lecture (30 minutes)]

SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations

Konstantinos Kanellopoulos¹ Nandita Vijaykumar^{2,1} Christina Giannoula^{1,3} Roknoddin Azizi¹ Skanda Koppula¹ Nika Mansouri Ghiasi¹ Taha Shahroodi¹ Juan Gomez Luna¹ Onur Mutlu^{1,2}

Rethinking Virtual Memory

 Nastaran Hajinazar, Pratyush Patel, Minesh Patel, Konstantinos Kanellopoulos, Saugata Ghose, Rachata Ausavarungnirun, Geraldo Francisco de Oliveira Jr., Jonathan Appavoo, Vivek Seshadri, and Onur Mutlu,

<u>"The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework"</u>

Proceedings of the <u>47th International Symposium on Computer Architecture</u> (**ISCA**), Valencia, Spain, June 2020.

[Slides (pptx) (pdf)]

[Lightning Talk Slides (pptx) (pdf)]

[ARM Research Summit Poster (pptx) (pdf)]

[Talk Video (26 minutes)]

[Lightning Talk Video (3 minutes)]

The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework

Nastaran Hajinazar^{*†} Pratyush Patel[™] Minesh Patel^{*} Konstantinos Kanellopoulos^{*} Saugata Ghose[‡] Rachata Ausavarungnirun[⊙] Geraldo F. Oliveira^{*} Jonathan Appavoo[¢] Vivek Seshadri[▽] Onur Mutlu^{*‡}


*ETH Zürich †Simon Fraser University ™University of Washington ‡Carnegie Mellon University [⊙]King Mongkut's University of Technology North Bangkok [◇]Boston University [▽]Microsoft Research India

Challenge and Opportunity for Future

Data-Characteristic-Aware Computing Architectures

More Background Slides

Processing-in-Memory Landscape Today









[Samsung 2021]



[UPMEM 2019]




Onur Mutlu,
 "Memory Scaling: A Systems Architecture Perspective"
 Proceedings of the 5th International Memory
 Workshop (IMW), Monterey, CA, May 2013. Slides
 (pptx) (pdf)
 EETimes Reprint

Memory Scaling: A Systems Architecture Perspective


Onur Mutlu
Carnegie Mellon University
onur@cmu.edu
http://users.ece.cmu.edu/~omutlu/

As Memory Scales, It Becomes Unreliable


- Data from all of Facebook's servers worldwide
- Meza+, "Revisiting Memory Errors in Large-Scale Production Data Centers," DSN'15.



Infrastructures to Understand Such Issues




Memory Testing Infrastructures



* SoftMC [Hassan+, HPCA'17] enhanced for DDR4

Updated Memory Testing Infrastructure

FPGA-based SoftMC (Xilinx Virtex UltraScale+ XCU200)



Fine-grained control over **DRAM commands**, **timing (±1.5ns)**, **temperature (±0.1°C)**, and **voltage (±1mV)**



SoftMC: Open Source DRAM Infrastructure

Hasan Hassan, Nandita Vijaykumar, Samira Khan, Saugata Ghose, Kevin Chang, Gennady Pekhimenko, Donghyuk Lee, Oguz Ergin, and Onur Mutlu, "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies"
 Proceedings of the 23rd International Symposium on High-Performance Computer Architecture (HPCA), Austin, TX, USA, February 2017.

 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]
 [Full Talk Lecture (39 minutes)]
 [Source Code]

SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies

Hasan Hassan 1,2,3 Nandita Vijaykumar 3 Samira Khan 4,3 Saugata Ghose 3 Kevin Chang 3 Gennady Pekhimenko 5,3 Donghyuk Lee 6,3 Oguz Ergin 2 Onur Mutlu 1,3

¹ETH Zürich ²TOBB University of Economics & Technology ³Carnegie Mellon University ⁴University of Virginia ⁵Microsoft Research ⁶NVIDIA Research

DRAM Bender

Ataberk Olgun, Hasan Hassan, A Giray Yağlıkçı, Yahya Can Tuğrul, Lois Orosa,
Haocong Luo, Minesh Patel, Oğuz Ergin, and Onur Mutlu,
"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure
to Easily Test State-of-the-art DRAM Chips"

<u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> (**TCAD**), 2023.

[Extended arXiv version]

[DRAM Bender Source Code]

[DRAM Bender Tutorial Video (43 minutes)]

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

Ataberk Olgun[§] Hasan Hassan[§] A. Giray Yağlıkçı[§] Yahya Can Tuğrul^{§†} Lois Orosa^{§⊙} Haocong Luo[§] Minesh Patel[§] Oğuz Ergin[†] Onur Mutlu[§] [§]ETH Zürich [†]TOBB ETÜ [⊙]Galician Supercomputing Center


A Curious Phenomenon [Kim et al., ISCA 2014]

One can predictably induce errors in most DRAM memory chips

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.



Modern Memory is Prone to Disturbance Errors




Repeatedly reading a row enough times (before memory gets refreshed) induces disturbance errors in adjacent rows in most real DRAM chips you can buy today


Most DRAM Modules Are Vulnerable


A company

B company

C company







Up to **1.0×10**⁷

errors

Up to **2.7×10**⁶

errors

Up to 3.3×10^5 errors

The RowHammer Vulnerability

A simple hardware failure mechanism can create a widespread system security vulnerability



Forget Software—Now Hackers Are Exploiting Physics

BUSINESS CULTURE DESIGN GEAR SCIENCE

SHARE





ANDY GREENBERG SECURITY 08.31.16 7:00 AM

FORGET SOFTWARE—NOW HACKERS ARE EXPLOITING PHYSICS

RowHammer [ISCA 2014]

Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu,

<u>"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors"</u>

Proceedings of the <u>41st International Symposium on Computer Architecture</u> (**ISCA**), Minneapolis, MN, June 2014.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Source Code and Data] [Lecture Video (1 hr 49 mins), 25 September 2020]

One of the 7 papers of 2012-2017 selected as Top Picks in Hardware and Embedded Security for IEEE TCAD (<u>link</u>).

Selected to the ISCA-50 25-Year Retrospective Issue covering 1996-2020 in 2023 (Retrospective (pdf) Full Issue).

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim¹ Ross Daly* Jeremie Kim¹ Chris Fallin* Ji Hye Lee¹ Donghyuk Lee¹ Chris Wilkerson² Konrad Lai Onur Mutlu¹

¹Carnegie Mellon University ²Intel Labs

SAFAKI 341

Onur Mutlu,
 "The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser"
 Invited Paper in Proceedings of the Design, Automation, and Test in Europe Conference (DATE), Lausanne, Switzerland, March 2017.
 [Slides (pptx) (pdf)]

The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser

Onur Mutlu
ETH Zürich
onur.mutlu@inf.ethz.ch
https://people.inf.ethz.ch/omutlu

Onur Mutlu and Jeremie Kim,

"RowHammer: A Retrospective"

<u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> (**TCAD**) Special Issue on Top Picks in Hardware and Embedded Security, 2019.

[Preliminary arXiv version]

[Slides from COSADE 2019 (pptx)]

[Slides from VLSI-SOC 2020 (pptx) (pdf)]

[Talk Video (1 hr 15 minutes, with Q&A)]

RowHammer: A Retrospective

Onur Mutlu^{§‡} Jeremie S. Kim^{‡§} §ETH Zürich [‡]Carnegie Mellon University

SAFARI 343

Onur Mutlu, Ataberk Olgun, and A. Giray Yaglikci,
 "Fundamentally Understanding and Solving RowHammer"
 Invited Special Session Paper at the <u>28th Asia and South Pacific Design Automation Conference (ASP-DAC)</u>, Tokyo, Japan, January 2023.
 [arXiv version]
 [Slides (pptx) (pdf)]

Fundamentally Understanding and Solving RowHammer

Onur Mutlu onur.mutlu@safari.ethz.ch ETH Zürich Zürich, Switzerland

[Talk Video (26 minutes)]

Ataberk Olgun ataberk.olgun@safari.ethz.ch ETH Zürich Zürich, Switzerland A. Giray Yağlıkcı giray.yaglikci@safari.ethz.ch ETH Zürich Zürich, Switzerland

The Story of RowHammer Tutorial ...

Onur Mutlu,

"Security Aspects of DRAM: The Story of RowHammer"

Invited Tutorial at 14th IEEE Electron Devices Society International Memory

Workshop (IMW), Dresden, Germany, May 2022.

[Slides (pptx)(pdf)]

[<u>Tutorial Video</u> (57 minutes)]



10 Years of RowHammer in 20 Minutes


Onur Mutlu,

"The Story of RowHammer"

24.5K subscribers

Invited Talk at the Workshop on Robust and Safe Software 2.0 (RSS2), held with the 27th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Virtual, 28 February 2022.

[Slides (pptx) (pdf)]



Main Memory Needs Intelligent Controllers

Industry's Intelligent DRAM Controllers (I)

ISSCC 2023 / SESSION 28 / HIGH-DENSITY MEMORIES /

28.8 A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement

Woongrae Kim, Chulmoon Jung, Seongnyuh Yoo, Duckhwa Hong, Jeongjin Hwang, Jungmin Yoon, Ohyong Jung, Joonwoo Choi, Sanga Hyun, Mankeun Kang, Sangho Lee, Dohong Kim, Sanghyun Ku, Donhyun Choi, Nogeun Joo, Sangwoo Yoon, Junseok Noh, Byeongyong Go, Cheolhoe Kim, Sunil Hwang, Mihyun Hwang, Seol-Min Yi, Hyungmin Kim, Sanghyuk Heo, Yeonsu Jang, Kyoungchul Jang, Shinho Chu, Yoonna Oh, Kwidong Kim, Junghyun Kim, Soohwan Kim, Jeongtae Hwang, Sangil Park, Junphyo Lee, Inchul Jeong, Joohwan Cho, Jonghwan Kim

SK hynix Semiconductor, Icheon, Korea




Industry's Intelligent DRAM Controllers (II)

SK hynix Semiconductor, Icheon, Korea

DRAM products have been recently adopted in a wide range of high-performance computing applications: such as in cloud computing, in big data systems, and IoT devices. This demand creates larger memory capacity requirements, thereby requiring aggressive DRAM technology node scaling to reduce the cost per bit [1,2]. However, DRAM manufacturers are facing technology scaling challenges due to row hammer and refresh retention time beyond 1a-nm [2]. Row hammer is a failure mechanism, where repeatedly activating a DRAM row disturbs data in adjacent rows. Scaling down severely threatens reliability since a reduction of DRAM cell size leads to a reduction in the intrinsic row hammer tolerance [2,3]. To improve row hammer tolerance, there is a need to probabilistically activate adjacent rows with carefully sampled active addresses and to improve intrinsic row hammer tolerance [2]. In this paper, row-hammer-protection and refresh-management schemes are presented to guarantee DRAM security and reliability despite the aggressive scaling from 1a-nm to sub 10-nm nodes. The probabilisticaggressor-tracking scheme with a refresh-management function (RFM) and per-row hammer tracking (PRHT) improve DRAM resilience. A multi-step precharge reinforces intrinsic row-hammer tolerance and a core-bias modulation improves retention time: even in the face of cell-transistor degradation due to technology scaling. This comprehensive scheme leads to a reduced probability of failure, due to row hammer attacks, by 93.1% and an improvement in retention time by 17%.

Industry's Intelligent DRAM Controllers (III)



ISSCC 2023 / SESSION 28 / HIGH-DENSITY MEMORIES

28.8 A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement

Woongrae Kim, Chulmoon Jung, Seongnyuh Yoo, Duckhwa Hong, Jeongjin Hwang, Jungmin Yoon, Ohyong Jung, Joonwoo Choi, Sanga Hyun, Mankeun Kang, Sangho Lee, Dohong Kim, Sanghyun Ku, Donhyun Choi, Nogeun Joo, Sangwoo Yoon, Junseok Noh, Byeongyong Go, Cheolhoe Kim, Sunil Hwang, Mihyun Hwang, Seol-Min Yi, Hyungmin Kim, Sanghyuk Heo, Yeonsu Jang, Kyoungchul Jang, Shinho Chu, Yoonna Oh, Kwidong Kim, Junghyun Kim, Soohwan Kim, Jeongtae Hwang, Sangil Park, Junphyo Lee, Inchul Jeong, Joohwan Cho, Jonghwan Kim

SK hynix Semiconductor, Icheon, Korea

Industry's Intelligent DRAM Controllers (IV)

DSAC: Low-Cost Rowhammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm

Seungki Hong Dongha Kim Jaehyung Lee Reum Oh Changsik Yoo Sangjoon Hwang Jooyoung Lee

DRAM Design Team, Memory Division, Samsung Electronics

https://arxiv.org/pdf/2302.03591v1.pdf

Intel Optane Persistent Memory (2019)

- Non-volatile main memory
- Based on 3D-XPoint Technology



Emerging Memories Also Need Intelligent Controllers

Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger,

"Architecting Phase Change Memory as a Scalable DRAM Alternative"

Proceedings of the 36th International Symposium on Computer

Architecture (ISCA), pages 2-13, Austin, TX, June 2009. Slides (pdf)

One of the 13 computer architecture papers of 2009 selected as Top

Picks by IEEE Micro. Selected as a CACM Research Highlight.

2022 Persistent Impact Prize.

Architecting Phase Change Memory as a Scalable DRAM Alternative

Benjamin C. Lee† Engin Ipek† Onur Mutlu‡ Doug Burger†

†Computer Architecture Group Microsoft Research Redmond, WA {blee, ipek, dburger}@microsoft.com ‡Computer Architecture Laboratory Carnegie Mellon University Pittsburgh, PA onur@cmu.edu

Intelligent Memory Controllers Can Avoid Many Failures & Enable Better Scaling

Three Key Systems & Application Trends

1. Data access is the major bottleneck

Applications are increasingly data hungry

2. Energy consumption is a key limiter

3. Data movement energy dominates compute

Especially true for off-chip to on-chip movement


Do We Want This?





Source: V. Milutinovic 356

Or This?



357 **SAFARI** Source: V. Milutinovic

High Performance, Energy Efficient, Sustainable (All at the Same Time)

The Problem

Data access is the major performance and energy bottleneck


Our current design principles cause great energy waste

(and great performance loss)

Processing of data is performed far away from the data


A Computing System

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

Computing System




A Computing System

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

Computing System



Today's Computing Systems

- Processor centric
- All data processed in the processor → at great system cost



It's the Memory, Stupid!

"It's the Memory, Stupid!" (Richard Sites, MPR, 1996)


RICHARD SITES

It's the Memory, Stupid!

When we started the Alpha architecture design in 1988, we estimated a 25-year lifetime and a relatively modest 32% per year compounded performance improvement of implementations over that lifetime (1,000× total). We guestimated about 10× would come from CPU clock improvement, 10× from multiple instruction issue, and 10× from multiple processors.

I expect that over the coming decade memory subsystem design will be the *only* important design issue for microprocessors.

The Performance Perspective



The Performance Perspective

HPCA Test of Time Award (awarded in 2021).

Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt,
 "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors"

Proceedings of the <u>9th International Symposium on High-Performance Computer</u>

<u>Architecture</u> (**HPCA**), pages 129-140, Anaheim, CA, February 2003. <u>Slides (pdf)</u>

<u>One of the 15 computer arch. papers of 2003 selected as Top Picks by IEEE Micro.</u>

Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors

Onur Mutlu § Jared Stark † Chris Wilkerson ‡ Yale N. Patt §


§ECE Department
The University of Texas at Austin
{onur,patt}@ece.utexas.edu

†Microprocessor Research Intel Labs jared.w.stark@intel.com


‡Desktop Platforms Group Intel Corporation chris.wilkerson@intel.com

The Performance Perspective (Today)


All of Google's Data Center Workloads (2015):



The Energy Perspective




Data Movement vs. Computation Energy




A memory access consumes ~100-1000X the energy of a complex addition

Data Movement vs. Computation Energy



Data Movement vs. Computation Energy



A memory access consumes 6400X the energy of a simple integer addition

Energy Waste in Mobile Devices

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹ Rachata Ausavarungnirun¹ Aki Kuusela³ Allan Knies³

Saugata Ghose¹ Youngsok Kim²

Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3}

Parthasarathy Ranganathan³ Onur Mutlu^{5,1}

Energy Waste in Accelerators

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira,
 Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"

Proceedings of the <u>30th International Conference on Parallel Architectures and Compilation</u> <u>Techniques</u> (**PACT**), Virtual, September 2021.

[Slides (pptx) (pdf)]

[Talk Video (14 minutes)]

> 90% of the total system energy is spent on memory in large ML models

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand[†]♦ Saugata Ghose[‡] Berkin Akin[§] Ravi Narayanaswami[§] Geraldo F. Oliveira^{*} Xiaoyu Ma[§] Eric Shiu[§] Onur Mutlu^{*†}

†Carnegie Mellon Univ.

Stanford Univ.


Univ. of Illinois Urbana-Champaign

Google

ETH Zürich

SAFARI

We Do Not Want to Move Data!



A memory access consumes ~100-1000X the energy of a complex addition


We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

Goal: Processing Inside Memory



- Many questions ... How do we design the:
 - compute-capable memory & controllers?
 - processors & communication units?
 - software & hardware interfaces?
 - system software, compilers, languages?
 - algorithms & theoretical foundations?

Problem

Algorithm

Program/Language

System Software

SW/HW Interface

Micro-architecture

Logic

Electrons

PIM Review and Open Problems

A Modern Primer on Processing in Memory

Onur Mutlu^{a,b}, Saugata Ghose^{b,c}, Juan Gómez-Luna^a, Rachata Ausavarungnirun^d

SAFARI Research Group

^aETH Zürich

^bCarnegie Mellon University

^cUniversity of Illinois at Urbana-Champaign

^dKing Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun,

"A Modern Primer on Processing in Memory"

Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u>

Looking Beyond Moore and Von Neumann, Springer, to be published in 2021.

PIM Course (Fall 2022)

Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022 /doku.php?id=processing in memory

Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2 022/doku.php?id=processing in memory

Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=QLL0wQ9I4Dw& list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=9e4Chnwdovo&li st=PL5Q2soXY2Zi-841fUYYUK9EsXKhQKRPyX

Project course

- Taken by Bachelor's/Master's students
- Processing-in-Memory lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures






Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	10.03 Thu.	You Live	M1: P&S PIM Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	15.03 Tue.		Hands-on Project Proposals		
	17.03 Thu.	You Premiere	M2: Real-world PIM: UPMEM PIM (PDF) (PPT)		
W3	24.03 Thu.	You Live	M3: Real-world PIM; Microbenchmarking of UPMEM PIM (ma (PDF) (pm (PPT))		
W4	31.03 Thu.	You Live	M4: Real-world PIM: Samsung HBM-PIM (PDF) (PPT)		
W5	07.04 Thu.	You tabe Live	M5: How to Evaluate Data Movement Bottlenecks (PDF) an (PPT)		
W6	14.04 Thu.	You Live	M6: Real-world PIM: SK Hynix AiM		
W7	21.04 Thu.	You Premiere	M7: Programming PIM Architectures (ma (PDF) iam (PPT)		
W8	28.04 Thu.	You table Premiere	M8: Benchmarking and Workload Suitability on PIM (PDF) (PPT)		
W9	05.05 Thu.	You Premiere	M9: Real-world PIM: Samsung AxDIMM (PDF) (PPT)		
W10	12.05 Thu.	You Premiere	M10: Real-world PIM: Alibaba HB- PNM (PDF) (PPT)		
W11	19.05 Thu.	You Live	M11: SpMV on a Real PIM Architecture (PDF) (PPT)		
W12	26.05 Thu.	You tabe Live	M12: End-to-End Framework for Processing-using-Memory (m) (PDF) (m) (PPT)		
W13	02.06 Thu.	You Live	M13: Bit-Serial SIMD Processing using DRAM (PDF) (PDF) (PPT)		
W14	09.06 Thu.	You Live	M14: Analyzing and Mitigating ML Inference Bottlenecks (PDF) (PPT)		
W15	15.06 Thu.	You Live	M15: In-Memory HTAP Databases with HW/SW Co-design (PDF) (PPT)		
W16	23.06 Thu.	You Live	M16: In-Storage Processing for Genome Analysis im (PDF) im (PPT)		
W17	18.07 Mon.	You Premiere	M17: How to Enable the Adoption of PIM?		
W18	09.08 Tue.	You Premiere	SS1: ISVLSI 2022 Special Session on PIM (PDF & PPT)		

Real PIM Tutorial (ASPLOS 2023)

March 26: Lectures + Hands-on labs + Invited talks



Real-world Processing-in-Memory Systems for Modern Workloads **Accelerating Modern Workloads** on a General-purpose PIM System Dr. Juan Gómez Luna Professor Onur Mutlu

ASPLOS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads

views Streamed 7 days ago Livestream - Data-Centric Architectures: Fundamentally Improving Performance and Energy (Spring 2023)

↑ Subscribed ∨

Onur Mutlu Lectures

32.1K subscribers




https://events.safari.ethz.ch/ asplos-pim-tutorial/

Tutorial Materials

Time	Speaker	Title	Materials	views Streamed 7 days ago Livestream - Data-Centric Architectures: Fundamentally li
9:00am- 10:20am	Prof. Onur Mutlu	Memory-Centric Computing	P (PDF)	LOS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads r//events.safari.ethz.ch/asplos
10:40am- 12:00pm	Dr. Juan Gómez Luna	Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM	P (PDF)	
1:40pm- 2:20pm	Prof. Alexandra (Sasha) Fedorova (UBC)	Processing in Memory in the Wild	P (PDF)	https://www
2:20pm- 3:20pm	Dr. Juan Gómez Luna & Ataberk Olgun	Processing-Using-Memory: Exploiting the Analog Operational Properties of Memory Components	P(PDF) P(PPT) P(PPT)	watch?v=
3:40pm- 4:10pm	Dr. Juan Gómez Luna	Adoption issues: How to enable PIM? Accelerating Modern Workloads on a General-purpose PIM System	P(PDF) P(PPT) P(PPT)	
4:10pm- 4:50pm	Dr. Yongkee Kwon & Eddy (Chanwook) Park (SK Hynix)	System Architecture and Software Stack for GDDR6-AiM	P (PDF)	https://ever
4:50pm- 5:00pm	Dr. Juan Gómez Luna	Hands-on Lab: Programming and Understanding a Real Processing-in-Memory Architecture	→ (Handout) → (PDF) P (PPT)	asplos-

Current Real PIM Tutorial (ISCA 2023)

June 18: Lectures + Hands-on labs + Invited talks



https://events.safari.ethz.ch/isca-pim-tutorial/

End of Backup Slides