## A 28nm 16.9-300TOPS/W Computing-in-Memory Processor Supporting Floating-Point NN Inference/Training with Intensive-CIM Sparse-Digital Architecture

<u>Jinshan Yue<sup>1</sup></u>, Chaojie He<sup>1</sup>, Zi Wang<sup>1</sup>, Zhaori Cong<sup>1</sup>, Yifan He<sup>2</sup>, Mufeng Zhou<sup>2</sup>, Wenyu Sun<sup>2</sup>, Xueqing Li<sup>2</sup>, Chunmeng Dou<sup>1</sup>, Feng Zhang<sup>1</sup>, Huazhong Yang<sup>2</sup>, Yongpan Liu<sup>2</sup>, Ming Liu<sup>1</sup>


<sup>1</sup> Institute of Microelectronics of the Chinese Academy of Sciences


<sup>2</sup> Tsinghua University

#### **Outline**

- Motivation & Challenges
- Proposed FP CIM Processor
  - Efficient FP-to-INT CIM workflow for intensive FP operations
  - Flexible sparse digital core for sparse FP operations
  - Low-MACV CIM macro for random sparsity
- Measurement Results
- **■** Conclusion

## Computing-in-Memory (CIM)






Memory access dominates neural network inference

Source: ISSCC2023 7.3.

# Computing-in-Memory (CIM)

# Matrix-vector multiplication (MVM)

$$\begin{bmatrix} y_1 \\ \vdots \\ y_M \end{bmatrix} = \begin{bmatrix} w_{1,1} \cdots w_{1,N} \\ \vdots & \ddots & \vdots \\ w_{M,1} \cdots w_{M,N} \end{bmatrix} \begin{bmatrix} x_1 \\ \vdots \\ x_N \end{bmatrix}$$



Source: ISSCC2023 7.3.

CIM reduces data access energy and provides high computation bandwidth

# Floating-Point (FP) CIM


- Why FP CIM: Higher accuracy, training
  - Integer (INT) CIM
  - Floating-point (FP) CIM


: High energy efficiency

: Lack of research, limited efficiency

#### **FP NN scenarios:**


- 1 Higher accuracy
- **② Training tasks**






## Fixed-Point (INT) CIM


- INT computation naturally suit the CIM circuits design
- Operations on each column are similar



**Binary CIM** 



**Multi-bit analog CIM** 



**Multi-bit digital CIM** 

Source: ISSCC 2019, 2020, 2021.

## Floating-Point (FP) CIM

How are FP operations executed?

FP format: Sign + Exponent + Mantissa

S E	M
-----	---

$$Data = (-1)^{S} \cdot 2^{E-E_0} \cdot (1 + M)$$
Hidden bit

#### - FP multiplication steps

Shift $(E_A + E_B)$ ,  $Norm(M_A \cdot M_B)$ 

- ① Exponent addition
- ② Mantissa multiplication
- (3) Mantissa normalization
- 4 Exponent shift


#### - FP addition steps\*


Shift( $E_A$ ), Norm( $M_A + (M_B \gg E_{A-B})$ 


- 1 Exponent compare and subtraction
- 2 Mantissa shift
- (3) Mantissa addition
- (4) Mantissa normalization
- (5) Exponent shift

\* Assume  $E_A > E_B$ 

## **Existing FP CIM Solutions**







#### **Solution 1:**

Direct FP/Boolean logic (near memory)

- © FP CIM execution
- **②** Limited row parallelism

#### **Solution 2:**

Separated exp./man. circuits

- © FP CIM execution
- **②** Limited parallelism

#### **Solution 3:**


Alignment: Compare exp. & shift FP as INT MAC

- © FP CIM execution
- **INT/FP** configurable
- Many execution cycles

Source: ISSCC2022 11.1/15.5, VLSI2021 JFS2-1.

## Challenge 1: Long-Tail FP CIM


- Direct FP expansion (alignment)
  - Left/right shift according to the exponent value
  - Exponent: Long-tail distribution
  - Many CIM execution cycles



Exponent part of the FP16 activation/weight


		Cigii	Схропспі	Maritiosa		
	FP16	1	5	10		
	BF16	1	8	7		
C	Mont	icco		<u> </u>		
S.	Mant	.155a		U		
	<< E <sub>max</sub> >> E <sub>min</sub>					
	S. S. Mantissa					
← Expand to integer bits — →						

Sign Exponent Mantissa



## **Challenge 1: Long-Tail FP CIM**


- Observation: Long-tail FP values take a small proportion
- Intensive FP values in a small alignment range (reduced CIM cycles)
- Long-tail FP values: Small proportion, critical for accuracy



# Presented is the activation data distribution from a specific convolutional layer on ResNet50, ImageNet. The activation/weight data in other layers show similar distribution.


## **Challenge 1: Long-Tail FP CIM**

Solution: Divide FP data into intensive CIM + sparse digital parts




# Challenge 2: Efficient Intensive-Sparse Workflow

Divide both FP activation/weight data into intensive and sparse parts



## Challenge 2: Efficient Intensive-Sparse Workflow


- Intensive CIM core : Efficient FP-to-INT transfer
- Sparse digital core : Efficient flexible intensive/sparse operations




Need to support flexible intensive/sparse processing

# Challenge 3: Sparsity in Digital CIM

- Structural (block-wise) sparsity
  - skip zero blocks
- Random cell/bit-wise sparsity
  - 1 Natural / pruning 2FP alignment
  - Analog: Reduce current / resolution
  - Digital: Reduce toggle rate and ?



**FP** alignment → more random sparsity



#### **Outline**

- Motivation & Challenges
- Proposed FP CIM Processor
  - Efficient FP-to-INT CIM workflow for intensive FP operations
  - Flexible sparse digital core for sparse FP operations
  - Low-MACV CIM macro for random sparsity
- Measurement Results
- Conclusion

## **Proposed FP CIM Architecture**

- Intensive-CIM sparse-digital architecture
  - Workload breakdown

$$W*A = (W_{intensive} + W_{sparse}) * (A_{intensive} + A_{sparse})$$

$$= W_{intensive} * A_{intensive} + (W_{intensive} + W_{sparse}) * A_{sparse} + W_{sparse} * A_{intensive}$$

$$= W_{intensive} * A_{intensive} + W_{all} * A_{sparse} + W_{sparse} * A_{intensive}$$

Heavy computation

Light sparse computation

Intensive CIM: High efficiency Sparse digital: High flexibility


: on-chip storage  $W_{all}, A_{intensive}$ 

 $W_{sparse}$ ,  $A_{sparse}$ : on-chip storage, small overhead


: on-chip generated from  $W_{all}$ Wintensive

## **Proposed FP CIM Architecture**

- Intensive-CIM sparse-digital architecture for FP operations
  - CPU + CIM + digital core
  - CIM: Intensive FP ops
  - Digital: Sparse FP ops
  - Four CIM macros:Low-MACV adder tree




- FP weight/activation storage
- Fetch the intensive part: weight  $(W_{intensive})$ , activation (FP in  $[E_{min}, E_{max}]$ )




Concise bit-serial FP-to-INT transfer


- Bit-serial FP-to-INT transfer



- INT MAC operations in the CIM macro
- Reconfigurable INT accumulation
  - From bit-serial activation and
     INT4/INT8/INT16 weight
  - Intensive FP weight stored as INT format




- INT-to-FP accumulation
  - Self-designed 21bit FP format
     Move FP normalization to the writeback step
    - Simplify the INT-to-FP transfer and FP accumulation circuits
  - Additional 5bit mantissa
     Avoid intermediate precision loss
  - Write-back step
     Process the activation/weight exp.
     bias and FP normalization together




INT-to-FP accumulation & data format

- Improvement of the FP CIM core
  - Avoid many execution cycles
  - Further improvement if FP alignment bits are reduced (block-wise/training)




Comparison with direct CIM FP alignment & digital FP unit

\*1: Assume Emax-Emin=4. \*2: Including power of the input buffer, CIM macros, and accumulation units, at the same performance.




## **Sparse Digital Core**


- Support both intensive/sparse SIMD execution
- Sparse encoding with hybrid incremental & absolute indexes
  - Channel  $(C_{in}/C_{out})$ : Incremental index
  - Row/column: Absolute index



## **Sparse Digital Core**


- Sparse encoding examples
  - $-A_{sparse} * W_{all}$
  - $-W_{sparse} * A_{intensive}$
- Absolute row/column indexes
  - Reduce the decoder complexity
- Incremental channel indexes
  - Reduce index bits
  - 16 bits are enough for sparse activation & weight






## **Sparse Digital Core**

- No accuracy loss compared with FP baseline
- No performance loss by parallel CIM/digital execution




Achieve FP16 accuracy w/ only 4.59% additional energy



Parallel CIM/digital execution, no performance loss

#1: On ImageNet, ResNet50 (3.21x block-wise sparsity). Sparse activation ratio: 5%, sparse weight ratio: 0.2%. #2: On ImageNet, ResNet50.


- Ping-pong SRAM unit
  - Fixed path from the stored weight to NOR gate if SEL is fixed
  - Support simultaneous CIM and weight update




MACV: multiply-accumulation value.

26


- Normal digital adder tree
  - Requires full-precision multiply-accumulation values (MACV)
  - 8bit result for 128×1b input




- Large CIM MACV results barely not arise
  - Remove high bit positions



Stage 1: 16\*1b → 4b




Stage 2: 8\*5b → 8b



On ResNet50, ImageNet w/o sparsity training.

- Large CIM MACV results barely not arise
  - Two-stage low-MACV adder tree (conservative mode)
  - Omit computation for the high-bit positions in the MAC result




9.0% and 13.9% power reduction in conservative/aggressive modes w/o accuracy loss

#### **Outline**

- Motivation & Challenges
- **■** Proposed FP CIM Processor
  - Efficient FP-to-INT CIM workflow for intensive FP operations
  - Flexible sparse digital core for sparse FP operations
  - Low-MACV CIM macro for random sparsity
- Measurement Results
- **■** Conclusion

## **Chip Photograph**

Technology	28nm		
Chip area	2.52mm×1.8mm		
CIM macro area	0.56mm×0.12mm ×4		
Weight prec.	INT4/8, FP16/BF16		
Activation prec.	INT4/8, FP16/BF16		
Voltage (CIM)	0.397 - 0.90V		
Voltage (digital)	0.469 - 0.90V		
Frequency	10 - 400MHz		
CIM power *1	0.13 - 13.7mW		
System power <sup>*1</sup>	0.87 - 74.9mW		
Performance *2	1.64 - 9.63TOPS (INT4/INT4)		
CIM macro energy efficiency	68.7 - 403TOPS/W (INT8/INT8)		
System energy efficiency	51 - 300TOPS/W (INT4/INT4) 12.8 - 75.0TOPS/W (INT8/INT8) 3.2 - 16.9TOPS/W (FP16/FP16)		



\*1: At 10-400MHz w/ 0.469-0.79V (digital) and 0.397-0.78V (CIM).

\*2: from dense to average blockwise sparsity on test models. Assume average FP cycles = 16 for the dense situation.

#### **Results on Different NN Models**

Model	VGG16 inference		ResNet50 inference		ConvNeXt-T inference	ResNet50 training	
Dataset	Cifa	r-10	ImageNet				
Activation	4 FP16		8	FP16	FP16	FP16	
Weight	4	FP16	8	FP16	FP16	FP16	
Average FP cycles (E <sub>max</sub> -E <sub>min</sub> +12)		17.93		18.53	21.52	19.60	
Baseline accuracy	94.20%		80.86%		82.10%	80.86%	
Chip accuracy (1)	90.03%	91.57%	76.92%	77.85%	77.98%	80.86%	
Execution time	0.523ms	9.35ms	97.7ms	413ms	263ms	2.00s	
CIM macro energy effi. (TOPS/W)	1615	91.3	106	22.7	43.9	<b>14.1</b> <sup>(2)</sup>	
System energy effi. (TOPS/W)	300	16.9	19.7	4.22	8.17	<b>2.61</b> <sup>(2)</sup>	

At the best system energy efficiency point. (1) Pre-train with block-wise sparsity for the inference tasks. Sparse acceleration of VGG16 / Resnet50 / ConvNeXt-T: 5.88x / 1.54x / 3.87x. (2) Dense training w/o block-wise sparsity.

## Comparison with State-of-the-Art

	ISSCC22 [1]	ISSCC22 [2]	ISSCC22 [3]	VLSI21 [4]	ISSCC22 [5]	This work
Technology	28nm	5nm	22nm	28nm	28nm	28nm
Area (mm²)	0.033	0.013	10.2	5.8	6.7	4.54
Activation	1b	INT4/8	7b (Analog) 2/4/8b (Digital)	BF16	INT8/16, BF16/FP32	INT4/8, FP16/BF16
Weight	1b	INT4/8	Ternary (Analog) 2/4/8b (Digital)	BF16	INT8/16, BF16/FP32	INT4/8, FP16/BF16
Sparsity	Approximate adder	N/A	N/A	Activation sparsity	N/A	Low-MACV adder + block-wise
FP support	N/A	N/A	N/A	Exponent CIM	Pure CIM (long-tail FP cost unmentioned)	Intensive CIM + sparse digital
(1) Macro energy	128 (INT4 eq.)	254 (INT4)	600 (7b/Ternary)	(2)	231 (INT4) <sup>(3)</sup>	275 - 1615 (INT4) <sup>(4)</sup>
effi. (TOPS/W)				40.7 (DE40)	57.8 (INT8)	68.7 - 403 (INT8)
				13.7 (BF16)	46.2 (BF16)	17.2 - 91.3 (FP16)


<sup>(1)</sup> Maximum reported value in [1-5] for fair comparison. One operation (OP) represents one multiplication or addition.


<sup>(2)</sup> Including external control and SIMD modules. (3) The processing of the long-tail floating-point data is not mentioned. (4) From dense models to average of test sparse NN models.

#### **Outline**


- Motivation & Challenges
- Proposed FP CIM Processor
  - Efficient FP-to-INT CIM workflow for intensive FP operations
  - Flexible sparse digital core for sparse FP operations
  - Low-MACV CIM macro for random sparsity
- Measurement Results
- Further Discussion & Conclusion

## Recent Progress in ISSCC





DM-MUX Leading-1 **DM-Multiplier** SB-GCA: • INT8  $\rightarrow$  {W<sub>0</sub>[7:0], W<sub>1</sub>[7:0]} BF16 → {S, W<sub>M</sub>[6:0], W<sub>E</sub>[7:0]} DM-ADD: • INT8  $\rightarrow$  (8bW<sub>0</sub> + 8bW<sub>1</sub>) • BF16 → (8bIN<sub>F</sub> + 8bW<sub>F</sub>) DM-MUX: • INT8 → (8bIN<sub>0</sub> x 8bW<sub>0</sub>) + (8bIN<sub>1</sub> x 8bW<sub>1</sub>) • BF16 → (8bIN<sub>M</sub> x 8bW<sub>M</sub>) FP / INT



**Exp.** computation Analog + digital inside CIM (digital) **Hybrid** 

reuse

**BF16 Mode** 

 $S,W_{M}[6:0]$   $W_{F}[7:0]$ 

PD<sub>E</sub>

 $\{S, W_M\}$ 

SB-GCA

**Grouped Exp.** 


 $W_{K}$ 

Compatible to Our intensive-CIM sparse-digital solution

## **Further Discussion**

- One observation (Might not be totally accurate):
  - Most solutions are actually using INT CIM to realize Floating-point CIM
  - Even with accurate floating-point CIM circuits:
  - Not identical to the baseline results (e.g. IEEE754 FP standards)
  - Reasons: Bit truncation, integral vector addition before normalization
  - Require further research on the FP CIM formats/standards for result evaluation

## Our Roadmap: From Effi. Circuits to Effi. System



© 2023 IEEE International Solid-State Circuits Conference

#### Conclusion

- ☐ Energy-Efficient INT/FP CIM Processor (Intensive CIM + Sparse Digital)
  - Efficient FP-to-INT CIM workflow
    Reduced FP CIM execution cycles
  - Flexible sparse digital core
    Sparse activation/weight formats, no performance loss
  - Low-MACV CIM macro
    More random sparsity in FP CIM alignment, no accuracy loss

An INT/FP CIM processor with intensive-CIM sparse-digital architecture to achieve 16.9TOPS/W@FP16 and 300TOPS/W@INT4 system energy efficiency

## Thanks!

yuejinshan@ime.ac.cn